OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [powerpc/] [math-emu/] [fdivs.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#include <linux/types.h>
2
#include <linux/errno.h>
3
#include <asm/uaccess.h>
4
 
5
#include "soft-fp.h"
6
#include "double.h"
7
#include "single.h"
8
 
9
int
10
fdivs(void *frD, void *frA, void *frB)
11
{
12
        FP_DECL_D(A);
13
        FP_DECL_D(B);
14
        FP_DECL_D(R);
15
        int ret = 0;
16
 
17
#ifdef DEBUG
18
        printk("%s: %p %p %p\n", __FUNCTION__, frD, frA, frB);
19
#endif
20
 
21
        __FP_UNPACK_D(A, frA);
22
        __FP_UNPACK_D(B, frB);
23
 
24
#ifdef DEBUG
25
        printk("A: %ld %lu %lu %ld (%ld)\n", A_s, A_f1, A_f0, A_e, A_c);
26
        printk("B: %ld %lu %lu %ld (%ld)\n", B_s, B_f1, B_f0, B_e, B_c);
27
#endif
28
 
29
        if (A_c == FP_CLS_ZERO && B_c == FP_CLS_ZERO) {
30
                ret |= EFLAG_VXZDZ;
31
#ifdef DEBUG
32
                printk("%s: FPSCR_VXZDZ raised\n", __FUNCTION__);
33
#endif
34
        }
35
        if (A_c == FP_CLS_INF && B_c == FP_CLS_INF) {
36
                ret |= EFLAG_VXIDI;
37
#ifdef DEBUG
38
                printk("%s: FPSCR_VXIDI raised\n", __FUNCTION__);
39
#endif
40
        }
41
 
42
        if (B_c == FP_CLS_ZERO && A_c != FP_CLS_ZERO) {
43
                ret |= EFLAG_DIVZERO;
44
                if (__FPU_TRAP_P(EFLAG_DIVZERO))
45
                        return ret;
46
        }
47
 
48
        FP_DIV_D(R, A, B);
49
 
50
#ifdef DEBUG
51
        printk("D: %ld %lu %lu %ld (%ld)\n", R_s, R_f1, R_f0, R_e, R_c);
52
#endif
53
 
54
        return (ret | __FP_PACK_DS(frD, R));
55
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.