OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [sparc64/] [kernel/] [compat_audit.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#include <asm-sparc/unistd.h>
2
 
3
unsigned sparc32_dir_class[] = {
4
#include <asm-generic/audit_dir_write.h>
5
~0U
6
};
7
 
8
unsigned sparc32_chattr_class[] = {
9
#include <asm-generic/audit_change_attr.h>
10
~0U
11
};
12
 
13
unsigned sparc32_write_class[] = {
14
#include <asm-generic/audit_write.h>
15
~0U
16
};
17
 
18
unsigned sparc32_read_class[] = {
19
#include <asm-generic/audit_read.h>
20
~0U
21
};
22
 
23
unsigned sparc32_signal_class[] = {
24
#include <asm-generic/audit_signal.h>
25
~0U
26
};
27
 
28
int sparc32_classify_syscall(unsigned syscall)
29
{
30
        switch(syscall) {
31
        case __NR_open:
32
                return 2;
33
        case __NR_openat:
34
                return 3;
35
        case __NR_socketcall:
36
                return 4;
37
        case __NR_execve:
38
                return 5;
39
        default:
40
                return 1;
41
        }
42
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.