OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [include/] [asm-or32/] [a.out.h] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 xianfeng
#ifndef _OR32_A_OUT_H__
2
#define _OR32_A_OUT_H__
3
 
4
/* grabbed from the intel stuff  */
5
#define STACK_TOP TASK_SIZE
6
#define STACK_TOP_MAX   STACK_TOP
7
 
8
struct exec
9
{
10
  unsigned long a_info;         /* Use macros N_MAGIC, etc for access */
11
  unsigned a_text;              /* length of text, in bytes */
12
  unsigned a_data;              /* length of data, in bytes */
13
  unsigned a_bss;               /* length of uninitialized data area for file, in bytes */
14
  unsigned a_syms;              /* length of symbol table data in file, in bytes */
15
  unsigned a_entry;             /* start address */
16
  unsigned a_trsize;            /* length of relocation info for text, in bytes */
17
  unsigned a_drsize;            /* length of relocation info for data, in bytes */
18
};
19
 
20
 
21
#define N_TRSIZE(a)     ((a).a_trsize)
22
#define N_DRSIZE(a)     ((a).a_drsize)
23
#define N_SYMSIZE(a)    ((a).a_syms)
24
 
25
 
26
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.