OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [include/] [asm-or32/] [timex.h] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 xianfeng
/*
2
 * linux/include/asm-or32/timex.h
3
 *
4
 * Based on:
5
 * include/asm-cris/timex.h
6
 */
7
#ifndef _OR32_TIMEX_H
8
#define _OR32_TIMEX_H
9
 
10
#include <asm/param.h>
11
 
12
#define SYS_TICK_PER    ((CONFIG_OR32_SYS_CLK*1000000)/HZ)
13
 
14
#define CLOCK_TICK_RATE (CONFIG_OR32_SYS_CLK*1000000 / 4) /* Underlying HZ */
15
#define CLOCK_TICK_FACTOR       20      /* Factor of both 1000000 and CLOCK_TICK_RATE */
16
#define FINETUNE ((((((long)LATCH * HZ - CLOCK_TICK_RATE) << SHIFT_HZ) * \
17
        (1000000/CLOCK_TICK_FACTOR) / (CLOCK_TICK_RATE/CLOCK_TICK_FACTOR)) \
18
                << (SHIFT_SCALE-SHIFT_HZ)) / HZ)
19
 
20
/*
21
 * We don't have a cycle-counter.. but we do not support SMP anyway where this is
22
 * used so it does not matter.
23
 */
24
 
25
typedef unsigned int cycles_t;
26
 
27
static inline cycles_t get_cycles(void)
28
{
29
        return 0;
30
}
31
 
32
#define vxtime_lock()           do {} while (0)
33
#define vxtime_unlock()         do {} while (0)
34
 
35
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.