1 |
3 |
xianfeng |
/*
|
2 |
|
|
* Header file for AT91/AT32 LCD Controller
|
3 |
|
|
*
|
4 |
|
|
* Data structure and register user interface
|
5 |
|
|
*
|
6 |
|
|
* Copyright (C) 2007 Atmel Corporation
|
7 |
|
|
*
|
8 |
|
|
* This program is free software; you can redistribute it and/or modify
|
9 |
|
|
* it under the terms of the GNU General Public License as published by
|
10 |
|
|
* the Free Software Foundation; either version 2 of the License, or
|
11 |
|
|
* (at your option) any later version.
|
12 |
|
|
*
|
13 |
|
|
* This program is distributed in the hope that it will be useful,
|
14 |
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
15 |
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
16 |
|
|
* GNU General Public License for more details.
|
17 |
|
|
*
|
18 |
|
|
* You should have received a copy of the GNU General Public License
|
19 |
|
|
* along with this program; if not, write to the Free Software
|
20 |
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
21 |
|
|
*/
|
22 |
|
|
#ifndef __ATMEL_LCDC_H__
|
23 |
|
|
#define __ATMEL_LCDC_H__
|
24 |
|
|
|
25 |
|
|
/* LCD Controller info data structure */
|
26 |
|
|
struct atmel_lcdfb_info {
|
27 |
|
|
spinlock_t lock;
|
28 |
|
|
struct fb_info *info;
|
29 |
|
|
void __iomem *mmio;
|
30 |
|
|
unsigned long irq_base;
|
31 |
|
|
|
32 |
|
|
unsigned int guard_time;
|
33 |
|
|
struct platform_device *pdev;
|
34 |
|
|
struct clk *bus_clk;
|
35 |
|
|
struct clk *lcdc_clk;
|
36 |
|
|
unsigned int default_bpp;
|
37 |
|
|
unsigned int default_lcdcon2;
|
38 |
|
|
unsigned int default_dmacon;
|
39 |
|
|
void (*atmel_lcdfb_power_control)(int on);
|
40 |
|
|
struct fb_monspecs *default_monspecs;
|
41 |
|
|
u32 pseudo_palette[16];
|
42 |
|
|
};
|
43 |
|
|
|
44 |
|
|
#define ATMEL_LCDC_DMABADDR1 0x00
|
45 |
|
|
#define ATMEL_LCDC_DMABADDR2 0x04
|
46 |
|
|
#define ATMEL_LCDC_DMAFRMPT1 0x08
|
47 |
|
|
#define ATMEL_LCDC_DMAFRMPT2 0x0c
|
48 |
|
|
#define ATMEL_LCDC_DMAFRMADD1 0x10
|
49 |
|
|
#define ATMEL_LCDC_DMAFRMADD2 0x14
|
50 |
|
|
|
51 |
|
|
#define ATMEL_LCDC_DMAFRMCFG 0x18
|
52 |
|
|
#define ATMEL_LCDC_FRSIZE (0x7fffff << 0)
|
53 |
|
|
#define ATMEL_LCDC_BLENGTH_OFFSET 24
|
54 |
|
|
#define ATMEL_LCDC_BLENGTH (0x7f << ATMEL_LCDC_BLENGTH_OFFSET)
|
55 |
|
|
|
56 |
|
|
#define ATMEL_LCDC_DMACON 0x1c
|
57 |
|
|
#define ATMEL_LCDC_DMAEN (0x1 << 0)
|
58 |
|
|
#define ATMEL_LCDC_DMARST (0x1 << 1)
|
59 |
|
|
#define ATMEL_LCDC_DMABUSY (0x1 << 2)
|
60 |
|
|
#define ATMEL_LCDC_DMAUPDT (0x1 << 3)
|
61 |
|
|
#define ATMEL_LCDC_DMA2DEN (0x1 << 4)
|
62 |
|
|
|
63 |
|
|
#define ATMEL_LCDC_DMA2DCFG 0x20
|
64 |
|
|
#define ATMEL_LCDC_ADDRINC_OFFSET 0
|
65 |
|
|
#define ATMEL_LCDC_ADDRINC (0xffff)
|
66 |
|
|
#define ATMEL_LCDC_PIXELOFF_OFFSET 24
|
67 |
|
|
#define ATMEL_LCDC_PIXELOFF (0x1f << 24)
|
68 |
|
|
|
69 |
|
|
#define ATMEL_LCDC_LCDCON1 0x0800
|
70 |
|
|
#define ATMEL_LCDC_BYPASS (1 << 0)
|
71 |
|
|
#define ATMEL_LCDC_CLKVAL_OFFSET 12
|
72 |
|
|
#define ATMEL_LCDC_CLKVAL (0x1ff << ATMEL_LCDC_CLKVAL_OFFSET)
|
73 |
|
|
#define ATMEL_LCDC_LINCNT (0x7ff << 21)
|
74 |
|
|
|
75 |
|
|
#define ATMEL_LCDC_LCDCON2 0x0804
|
76 |
|
|
#define ATMEL_LCDC_DISTYPE (3 << 0)
|
77 |
|
|
#define ATMEL_LCDC_DISTYPE_STNMONO (0 << 0)
|
78 |
|
|
#define ATMEL_LCDC_DISTYPE_STNCOLOR (1 << 0)
|
79 |
|
|
#define ATMEL_LCDC_DISTYPE_TFT (2 << 0)
|
80 |
|
|
#define ATMEL_LCDC_SCANMOD (1 << 2)
|
81 |
|
|
#define ATMEL_LCDC_SCANMOD_SINGLE (0 << 2)
|
82 |
|
|
#define ATMEL_LCDC_SCANMOD_DUAL (1 << 2)
|
83 |
|
|
#define ATMEL_LCDC_IFWIDTH (3 << 3)
|
84 |
|
|
#define ATMEL_LCDC_IFWIDTH_4 (0 << 3)
|
85 |
|
|
#define ATMEL_LCDC_IFWIDTH_8 (1 << 3)
|
86 |
|
|
#define ATMEL_LCDC_IFWIDTH_16 (2 << 3)
|
87 |
|
|
#define ATMEL_LCDC_PIXELSIZE (7 << 5)
|
88 |
|
|
#define ATMEL_LCDC_PIXELSIZE_1 (0 << 5)
|
89 |
|
|
#define ATMEL_LCDC_PIXELSIZE_2 (1 << 5)
|
90 |
|
|
#define ATMEL_LCDC_PIXELSIZE_4 (2 << 5)
|
91 |
|
|
#define ATMEL_LCDC_PIXELSIZE_8 (3 << 5)
|
92 |
|
|
#define ATMEL_LCDC_PIXELSIZE_16 (4 << 5)
|
93 |
|
|
#define ATMEL_LCDC_PIXELSIZE_24 (5 << 5)
|
94 |
|
|
#define ATMEL_LCDC_PIXELSIZE_32 (6 << 5)
|
95 |
|
|
#define ATMEL_LCDC_INVVD (1 << 8)
|
96 |
|
|
#define ATMEL_LCDC_INVVD_NORMAL (0 << 8)
|
97 |
|
|
#define ATMEL_LCDC_INVVD_INVERTED (1 << 8)
|
98 |
|
|
#define ATMEL_LCDC_INVFRAME (1 << 9 )
|
99 |
|
|
#define ATMEL_LCDC_INVFRAME_NORMAL (0 << 9)
|
100 |
|
|
#define ATMEL_LCDC_INVFRAME_INVERTED (1 << 9)
|
101 |
|
|
#define ATMEL_LCDC_INVLINE (1 << 10)
|
102 |
|
|
#define ATMEL_LCDC_INVLINE_NORMAL (0 << 10)
|
103 |
|
|
#define ATMEL_LCDC_INVLINE_INVERTED (1 << 10)
|
104 |
|
|
#define ATMEL_LCDC_INVCLK (1 << 11)
|
105 |
|
|
#define ATMEL_LCDC_INVCLK_NORMAL (0 << 11)
|
106 |
|
|
#define ATMEL_LCDC_INVCLK_INVERTED (1 << 11)
|
107 |
|
|
#define ATMEL_LCDC_INVDVAL (1 << 12)
|
108 |
|
|
#define ATMEL_LCDC_INVDVAL_NORMAL (0 << 12)
|
109 |
|
|
#define ATMEL_LCDC_INVDVAL_INVERTED (1 << 12)
|
110 |
|
|
#define ATMEL_LCDC_CLKMOD (1 << 15)
|
111 |
|
|
#define ATMEL_LCDC_CLKMOD_ACTIVEDISPLAY (0 << 15)
|
112 |
|
|
#define ATMEL_LCDC_CLKMOD_ALWAYSACTIVE (1 << 15)
|
113 |
|
|
#define ATMEL_LCDC_MEMOR (1 << 31)
|
114 |
|
|
#define ATMEL_LCDC_MEMOR_BIG (0 << 31)
|
115 |
|
|
#define ATMEL_LCDC_MEMOR_LITTLE (1 << 31)
|
116 |
|
|
|
117 |
|
|
#define ATMEL_LCDC_TIM1 0x0808
|
118 |
|
|
#define ATMEL_LCDC_VFP (0xff << 0)
|
119 |
|
|
#define ATMEL_LCDC_VBP_OFFSET 8
|
120 |
|
|
#define ATMEL_LCDC_VBP (0xff << ATMEL_LCDC_VBP_OFFSET)
|
121 |
|
|
#define ATMEL_LCDC_VPW_OFFSET 16
|
122 |
|
|
#define ATMEL_LCDC_VPW (0x3f << ATMEL_LCDC_VPW_OFFSET)
|
123 |
|
|
#define ATMEL_LCDC_VHDLY_OFFSET 24
|
124 |
|
|
#define ATMEL_LCDC_VHDLY (0xf << ATMEL_LCDC_VHDLY_OFFSET)
|
125 |
|
|
|
126 |
|
|
#define ATMEL_LCDC_TIM2 0x080c
|
127 |
|
|
#define ATMEL_LCDC_HBP (0xff << 0)
|
128 |
|
|
#define ATMEL_LCDC_HPW_OFFSET 8
|
129 |
|
|
#define ATMEL_LCDC_HPW (0x3f << ATMEL_LCDC_HPW_OFFSET)
|
130 |
|
|
#define ATMEL_LCDC_HFP_OFFSET 21
|
131 |
|
|
#define ATMEL_LCDC_HFP (0x7ff << ATMEL_LCDC_HFP_OFFSET)
|
132 |
|
|
|
133 |
|
|
#define ATMEL_LCDC_LCDFRMCFG 0x0810
|
134 |
|
|
#define ATMEL_LCDC_LINEVAL (0x7ff << 0)
|
135 |
|
|
#define ATMEL_LCDC_HOZVAL_OFFSET 21
|
136 |
|
|
#define ATMEL_LCDC_HOZVAL (0x7ff << ATMEL_LCDC_HOZVAL_OFFSET)
|
137 |
|
|
|
138 |
|
|
#define ATMEL_LCDC_FIFO 0x0814
|
139 |
|
|
#define ATMEL_LCDC_FIFOTH (0xffff)
|
140 |
|
|
|
141 |
|
|
#define ATMEL_LCDC_MVAL 0x0818
|
142 |
|
|
|
143 |
|
|
#define ATMEL_LCDC_DP1_2 0x081c
|
144 |
|
|
#define ATMEL_LCDC_DP4_7 0x0820
|
145 |
|
|
#define ATMEL_LCDC_DP3_5 0x0824
|
146 |
|
|
#define ATMEL_LCDC_DP2_3 0x0828
|
147 |
|
|
#define ATMEL_LCDC_DP5_7 0x082c
|
148 |
|
|
#define ATMEL_LCDC_DP3_4 0x0830
|
149 |
|
|
#define ATMEL_LCDC_DP4_5 0x0834
|
150 |
|
|
#define ATMEL_LCDC_DP6_7 0x0838
|
151 |
|
|
#define ATMEL_LCDC_DP1_2_VAL (0xff)
|
152 |
|
|
#define ATMEL_LCDC_DP4_7_VAL (0xfffffff)
|
153 |
|
|
#define ATMEL_LCDC_DP3_5_VAL (0xfffff)
|
154 |
|
|
#define ATMEL_LCDC_DP2_3_VAL (0xfff)
|
155 |
|
|
#define ATMEL_LCDC_DP5_7_VAL (0xfffffff)
|
156 |
|
|
#define ATMEL_LCDC_DP3_4_VAL (0xffff)
|
157 |
|
|
#define ATMEL_LCDC_DP4_5_VAL (0xfffff)
|
158 |
|
|
#define ATMEL_LCDC_DP6_7_VAL (0xfffffff)
|
159 |
|
|
|
160 |
|
|
#define ATMEL_LCDC_PWRCON 0x083c
|
161 |
|
|
#define ATMEL_LCDC_PWR (1 << 0)
|
162 |
|
|
#define ATMEL_LCDC_GUARDT_OFFSET 1
|
163 |
|
|
#define ATMEL_LCDC_GUARDT (0x7f << ATMEL_LCDC_GUARDT_OFFSET)
|
164 |
|
|
#define ATMEL_LCDC_BUSY (1 << 31)
|
165 |
|
|
|
166 |
|
|
#define ATMEL_LCDC_CONTRAST_CTR 0x0840
|
167 |
|
|
#define ATMEL_LCDC_PS (3 << 0)
|
168 |
|
|
#define ATMEL_LCDC_PS_DIV1 (0 << 0)
|
169 |
|
|
#define ATMEL_LCDC_PS_DIV2 (1 << 0)
|
170 |
|
|
#define ATMEL_LCDC_PS_DIV4 (2 << 0)
|
171 |
|
|
#define ATMEL_LCDC_PS_DIV8 (3 << 0)
|
172 |
|
|
#define ATMEL_LCDC_POL (1 << 2)
|
173 |
|
|
#define ATMEL_LCDC_POL_NEGATIVE (0 << 2)
|
174 |
|
|
#define ATMEL_LCDC_POL_POSITIVE (1 << 2)
|
175 |
|
|
#define ATMEL_LCDC_ENA (1 << 3)
|
176 |
|
|
#define ATMEL_LCDC_ENA_PWMDISABLE (0 << 3)
|
177 |
|
|
#define ATMEL_LCDC_ENA_PWMENABLE (1 << 3)
|
178 |
|
|
|
179 |
|
|
#define ATMEL_LCDC_CONTRAST_VAL 0x0844
|
180 |
|
|
#define ATMEL_LCDC_CVAL (0xff)
|
181 |
|
|
|
182 |
|
|
#define ATMEL_LCDC_IER 0x0848
|
183 |
|
|
#define ATMEL_LCDC_IDR 0x084c
|
184 |
|
|
#define ATMEL_LCDC_IMR 0x0850
|
185 |
|
|
#define ATMEL_LCDC_ISR 0x0854
|
186 |
|
|
#define ATMEL_LCDC_ICR 0x0858
|
187 |
|
|
#define ATMEL_LCDC_LNI (1 << 0)
|
188 |
|
|
#define ATMEL_LCDC_LSTLNI (1 << 1)
|
189 |
|
|
#define ATMEL_LCDC_EOFI (1 << 2)
|
190 |
|
|
#define ATMEL_LCDC_UFLWI (1 << 4)
|
191 |
|
|
#define ATMEL_LCDC_OWRI (1 << 5)
|
192 |
|
|
#define ATMEL_LCDC_MERI (1 << 6)
|
193 |
|
|
|
194 |
|
|
#define ATMEL_LCDC_LUT(n) (0x0c00 + ((n)*4))
|
195 |
|
|
|
196 |
|
|
#endif /* __ATMEL_LCDC_H__ */
|