OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [scripts/] [rt-tester/] [t5-l4-pi-boost-deboost.tst] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#
2
# rt-mutex test
3
#
4
# Op: C(ommand)/T(est)/W(ait)
5
# |  opcode
6
# |  |     threadid: 0-7
7
# |  |     |  opcode argument
8
# |  |     |  |
9
# C: lock: 0: 0
10
#
11
# Commands
12
#
13
# opcode        opcode argument
14
# schedother    nice value
15
# schedfifo     priority
16
# lock          lock nr (0-7)
17
# locknowait    lock nr (0-7)
18
# lockint       lock nr (0-7)
19
# lockintnowait lock nr (0-7)
20
# lockcont      lock nr (0-7)
21
# unlock        lock nr (0-7)
22
# lockbkl       lock nr (0-7)
23
# unlockbkl     lock nr (0-7)
24
# signal        thread to signal (0-7)
25
# reset         0
26
# resetevent    0
27
#
28
# Tests / Wait
29
#
30
# opcode        opcode argument
31
#
32
# prioeq        priority
33
# priolt        priority
34
# priogt        priority
35
# nprioeq       normal priority
36
# npriolt       normal priority
37
# npriogt       normal priority
38
# locked        lock nr (0-7)
39
# blocked       lock nr (0-7)
40
# blockedwake   lock nr (0-7)
41
# unlocked      lock nr (0-7)
42
# lockedbkl     dont care
43
# blockedbkl    dont care
44
# unlockedbkl   dont care
45
# opcodeeq      command opcode or number
46
# opcodelt      number
47
# opcodegt      number
48
# eventeq       number
49
# eventgt       number
50
# eventlt       number
51
 
52
#
53
# 5 threads 4 lock PI
54
#
55
C: resetevent:          0:      0
56
W: opcodeeq:            0:      0
57
 
58
# Set schedulers
59
C: schedother:          0:      0
60
C: schedfifo:           1:      81
61
C: schedfifo:           2:      82
62
C: schedfifo:           3:      83
63
C: schedfifo:           4:      84
64
 
65
# T0 lock L0
66
C: locknowait:          0:      0
67
W: locked:              0:      0
68
 
69
# T1 lock L1
70
C: locknowait:          1:      1
71
W: locked:              1:      1
72
 
73
# T1 lock L0
74
C: lockintnowait:       1:      0
75
W: blocked:             1:      0
76
T: prioeq:              0:      81
77
 
78
# T2 lock L2
79
C: locknowait:          2:      2
80
W: locked:              2:      2
81
 
82
# T2 lock L1
83
C: lockintnowait:       2:      1
84
W: blocked:             2:      1
85
T: prioeq:              0:      82
86
T: prioeq:              1:      82
87
 
88
# T3 lock L3
89
C: locknowait:          3:      3
90
W: locked:              3:      3
91
 
92
# T3 lock L2
93
C: lockintnowait:       3:      2
94
W: blocked:             3:      2
95
T: prioeq:              0:      83
96
T: prioeq:              1:      83
97
T: prioeq:              2:      83
98
 
99
# T4 lock L3
100
C: lockintnowait:       4:      3
101
W: blocked:             4:      3
102
T: prioeq:              0:      84
103
T: prioeq:              1:      84
104
T: prioeq:              2:      84
105
T: prioeq:              3:      84
106
 
107
# Signal T4
108
C: signal:              4:      0
109
W: unlocked:            4:      3
110
T: prioeq:              0:      83
111
T: prioeq:              1:      83
112
T: prioeq:              2:      83
113
T: prioeq:              3:      83
114
 
115
# Signal T3
116
C: signal:              3:      0
117
W: unlocked:            3:      2
118
T: prioeq:              0:      82
119
T: prioeq:              1:      82
120
T: prioeq:              2:      82
121
 
122
# Signal T2
123
C: signal:              2:      0
124
W: unlocked:            2:      1
125
T: prioeq:              0:      81
126
T: prioeq:              1:      81
127
 
128
# Signal T1
129
C: signal:              1:      0
130
W: unlocked:            1:      0
131
T: priolt:              0:      1
132
 
133
# Unlock and exit
134
C: unlock:              3:      3
135
C: unlock:              2:      2
136
C: unlock:              1:      1
137
C: unlock:              0:      0
138
 
139
W: unlocked:            3:      3
140
W: unlocked:            2:      2
141
W: unlocked:            1:      1
142
W: unlocked:            0:      0
143
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.