OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [README] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 xianfeng
OR1k SoC on Altera Reference Design Quickstart
2
==============================================
3
 
4
**Requirements:
5
 
6
1. Altera Quartus II 9.0 + SP1 for Linux
7
 
8
  Currently, we are using this version to synthesize our SoC. Not yet test on other
9
  version, may be work.
10
 
11
  Vist this link to download it:
12
 
13
        https://www.altera.com/support/software/download/altera_design/quartus_sub/dnl-quartus_sub.jsp
14
 
15
 
16
2. ModelSim-Altera
17
 
18
  For simulation, use the version should need to be meet with QuartusII's
19
 
20
  Download also from above link
21
 
22
 
23
3. libftdi
24
 
25
  we need the lib to drive USB-Blaster for adv_debug_system.
26
 
27
  If you are using Fedora 10/11/12, congratulations, you can easily use yum to
28
  install it by follow
29
 
30
        su -c "yum install libftdi.i586 libftdi-devel.i586"
31
 
32
 
33
 
34
4. OR1k toolchain
35
 
36
  We need to the toolchain to build our bootloader, linux kernel and Busybox, etc.
37
 
38
  To install the toolchain, you can use the script
39
 
40
        http://www.opencores.org/svnget,or1k?file=/trunk/toolchain_install_scripts/MOF_ORSOC_TCHN_v5c_or32-elf.sh
41
 
42
  and follow this install guide line to install it.
43
 
44
        http://www.opencores.org/openrisc,gnu_toolchain
45
 
46
 
47
 
48
**Hardware configuration
49
 
50
  This SoC includes the following functions:
51
  - OR1200 processor (8KB page, with cache and MMU)
52
  - Altera DDR SDRAM controller (32MB on-baord DDR)
53
  - UART
54
  - GPIO
55
  - MAC 10/100 core
56
  - Internal ROM (16KB)
57
 
58
 
59
**Memory Mapping:
60
  0x00000000    : DDR SDRAM  32MB
61
  0x20000000    : Open Eth
62
  0x30000000    : UART
63
  0x40000000    : GPIO
64
  0x50000000    : SD/MMC
65
  0xF0000000    : SRAM 16KB as the boot rom
66
 
67
 
68
 
69
Let us know if you have any problems!
70
 
71
Enjoy,
72
 
73
 
74
 
75
Xianfeng Zeng
76
 
77
xianfeng.zeng@SierraAtlantic.com
78
Xianfeng.zeng@gmail.com
79
 
80
11 26, 2009
81
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.