OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [bench/] [ATMEL_FLASH/] [flash_verilog/] [flash_verilog_w_wo_hold/] [memory.txt] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 xianfeng 
21
2 
de
3 
31
4 
fe
5 
be
6 
01
7 
00
8 
12
9 
35
10 
98
11 
1b
12 
f1
13 
d2
14 
32
15 
ee
16 
be
17 
41
18 
80
19 
92
20 
85
21 
96
22 
aa
23 
ab
24 
ac
25 
ad
26 
ae
27 
af
28 
ba
29 
bb
30 
bc
31 
bd
32 
be
33 
bf
34 
ca
35 
cb
36 
cc
37 
cd
38 
ce
39 
cf
40 
da
41 
db
42 
dc
43 
dd
44 
de
45 
df
46 
fa
47 
fb
48 
fc
49 
fd
50 
fe
51 
ff
52 
00
53 
01
54 
02
55 
03
56 
04
57 
05
58 
06
59 
07
60 
08
61 
09
62 
10
63 
11
64 
12
65 
13
66 
14
67 
15
68 
16
69 
17
70 
18
71 
19
72 
20
73 
21
74 
22
75 
23
76 
24
77 
25
78 
26
79 
27
80 
28
81 
29
82 
30
83 
31
84 
32
85 
33
86 
34
87 
35
88 
36
89 
37
90 
38
91 
39
92 
40
93 
41
94 
42
95 
43
96 
44
97 
45
98 
46
99 
47
100 
48

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.