OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [rtl/] [adv_debug_sys/] [Hardware/] [jtag/] [BSDL/] [opencores_tap.bsd] - Blame information for rev 21

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 xianfeng
-- This is a minimal BSDL file describing the particulars
2
-- of the OpenCores standard / native TAP.  It is designed
3
-- only to be used by the adv_jtag_bridge program.  This
4
-- file almost certainly lacks key entries and attributes
5
-- required by other JTAG / BSDL systems.
6
--
7
-- by Nathan Yawn (nathan.yawn@opencores.org)
8
-- Copyright: This file is released into the public domain.
9
--
10
 
11
 
12
entity OC_TAP is
13
 
14
 
15
attribute INSTRUCTION_LENGTH of OC_TAP : entity is 4;
16
 
17
 
18
attribute INSTRUCTION_OPCODE of OC_TAP : entity is
19
        "EXTEST            (0000)," &
20
        "SAMPLE_PRELOAD    (0001)," &
21
        "IDCODE            (0010)," &
22
        "MBIST             (1001)," &
23
        "DEBUG             (1000)," &
24
        "BYPASS            (1111),";
25
 
26
 
27
attribute IDCODE_REGISTER of OC_TAP : entity is
28
        "0001" &        -- version
29
        "0100100101010001" &    -- part number
30
        "00011100001" & -- manufacturer (flextronics)
31
        "1";            -- required by 1149.1
32
 
33
 
34
end OC_TAP;
35
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.