URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [rtl/] [or1200/] [rtl/] [verilog/] [or1200_spram_512x20.v] - Blame information for rev 12

Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  Generic Single-Port Synchronous RAM                         ////
////                                                              ////
////  This file is part of memory library available from          ////
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
////                                                              ////
////  Description                                                 ////
////  This block is a wrapper with common single-port             ////
////  synchronous memory interface for different                  ////
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
////  interface it also provides behavioral model of generic      ////
////  single-port synchronous RAM.                                ////
////  It should be used in all OPENCORES designs that want to be  ////
////  portable accross different target technologies and          ////
////  independent of target memory.                               ////
////                                                              ////
////  Supported ASIC RAMs are:                                    ////
////  - Artisan Single-Port Sync RAM                              ////
////  - Avant! Two-Port Sync RAM (*)                              ////
////  - Virage Single-Port Sync RAM                               ////
////  - Virtual Silicon Single-Port Sync RAM                      ////
////                                                              ////
////  Supported FPGA RAMs are:                                    ////
////  - Xilinx Virtex RAMB16                                      ////
////  - Xilinx Virtex RAMB4                                       ////
////  - Altera LPM                                                ////
////                                                              ////
////  To Do:                                                      ////
////   - xilinx rams need external tri-state logic                ////
////   - fix avant! two-port ram                                  ////
////   - add additional RAMs                                      ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: or1200_spram_512x20.v,v $
// Revision 1.9  2005/10/19 11:37:56  jcastillo
// Added support for RAMB16 Xilinx4/Spartan3 primitives
//
// Revision 1.8  2004/06/08 18:15:32  lampret
// Changed behavior of the simulation generic models
//
// Revision 1.7  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
//
// Revision 1.3.4.1  2003/12/09 11:46:48  simons
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
//
// Revision 1.3  2003/04/07 01:19:07  lampret
// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.10  2001/11/27 21:24:04  lampret
// Changed instantiation name of VS RAMs.
//
// Revision 1.9  2001/11/27 19:45:04  lampret
// Fixed VS RAM instantiation - again.
//
// Revision 1.8  2001/11/23 21:42:31  simons
// Program counter divided to PPC and NPC.
//
// Revision 1.6  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.5  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.1  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.2  2001/07/30 05:38:02  lampret
// Adding empty directories required by HDL coding guidelines
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_spram_512x20(
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
        // Generic synchronous single-port RAM interface
        clk, rst, ce, we, oe, addr, di, doq
);
 
//
// Default address and data buses width
//
parameter aw = 9;
parameter dw = 20;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
output mbist_so_o;
`endif
 
//
// Generic synchronous single-port RAM interface
//
input                   clk;    // Clock
input                   rst;    // Reset
input                   ce;     // Chip enable input
input                   we;     // Write enable input
input                   oe;     // Output enable input
input   [aw-1:0] addr;   // address bus inputs
input   [dw-1:0] di;     // input data bus
output  [dw-1:0] doq;    // output data bus
 
//
// Internal wires and registers
//
`ifdef OR1200_XILINX_RAMB4
wire    [3:0]            unconnected;
`else
`ifdef OR1200_XILINX_RAMB16
wire    [11:0]           unconnected;
`endif // !OR1200_XILINX_RAMB16
`endif // !OR1200_XILINX_RAMB4
 
`ifdef OR1200_ARTISAN_SSP
`else
`ifdef OR1200_VIRTUALSILICON_SSP
`else
`ifdef OR1200_BIST
assign mbist_so_o = mbist_si_i;
`endif
`endif
`endif
 
`ifdef OR1200_ARTISAN_SSP
 
//
// Instantiation of ASIC memory:
//
// Artisan Synchronous Single-Port RAM (ra1sh)
//
`ifdef UNUSED
art_hssp_512x20 #(dw, 1<<aw, aw) artisan_ssp(
`else
`ifdef OR1200_BIST
art_hssp_512x20_bist artisan_ssp(
`else
art_hssp_512x20 artisan_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CLK(clk),
        .CEN(~ce),
        .WEN(~we),
        .A(addr),
        .D(di),
        .OEN(~oe),
        .Q(doq)
);
 
`else
 
`ifdef OR1200_AVANT_ATP
 
//
// Instantiation of ASIC memory:
//
// Avant! Asynchronous Two-Port RAM
//
avant_atp avant_atp(
        .web(~we),
        .reb(),
        .oeb(~oe),
        .rcsb(),
        .wcsb(),
        .ra(addr),
        .wa(addr),
        .di(di),
        .doq(doq)
);
 
`else
 
`ifdef OR1200_VIRAGE_SSP
 
//
// Instantiation of ASIC memory:
//
// Virage Synchronous 1-port R/W RAM
//
virage_ssp virage_ssp(
        .clk(clk),
        .adr(addr),
        .d(di),
        .we(we),
        .oe(oe),
        .me(ce),
        .q(doq)
);
 
`else
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
//
// Instantiation of ASIC memory:
//
// Virtual Silicon Single-Port Synchronous SRAM
//
`ifdef UNUSED
vs_hdsp_512x20 #(1<<aw, aw-1, dw-1) vs_ssp(
`else
`ifdef OR1200_BIST
vs_hdsp_512x20_bist vs_ssp(
`else
vs_hdsp_512x20 vs_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di),
        .WEN(~we),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(doq)
);
 
`else
 
`ifdef OR1200_XILINX_RAMB4
 
//
// Instantiation of FPGA memory:
//
// Virtex/Spartan2
//
 
//
// Block 0
//
RAMB4_S8 ramb4_s8_0(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI(di[7:0]),
        .EN(ce),
        .WE(we),
        .DO(doq[7:0])
);
 
//
// Block 1
//
RAMB4_S8 ramb4_s8_1(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI(di[15:8]),
        .EN(ce),
        .WE(we),
        .DO(doq[15:8])
);
 
//
// Block 2
//
RAMB4_S8 ramb4_s8_2(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI({4'b0000, di[19:16]}),
        .EN(ce),
        .WE(we),
        .DO({unconnected, doq[19:16]})
);
 
`else
 
`ifdef OR1200_XILINX_RAMB16
 
//
// Instantiation of FPGA memory:
//
// Virtex4/Spartan3E
//
// Added By Nir Mor
//
 
RAMB16_S36 ramb16_s36(
        .CLK(clk),
        .SSR(rst),
        .ADDR(addr),
        .DI({12'h000,di}),
        .DIP(4'h0),
        .EN(ce),
        .WE(we),
        .DO({unconnected,doq}),
        .DOP()
);
 
`else
 
`ifdef OR1200_ALTERA_LPM
 
//
// Instantiation of FPGA memory:
//
// Altera LPM
//
// Added By Jamil Khatib
//
 
wire    wr;
 
assign  wr = ce & we;
 
initial $display("Using Altera LPM.");
 
lpm_ram_dq lpm_ram_dq_component (
        .address(addr),
        .inclock(clk),
        .outclock(clk),
        .data(di),
        .we(wr),
        .q(doq)
);
 
defparam lpm_ram_dq_component.lpm_width = dw,
        lpm_ram_dq_component.lpm_widthad = aw,
        lpm_ram_dq_component.lpm_indata = "REGISTERED",
        lpm_ram_dq_component.lpm_address_control = "REGISTERED",
        lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",
        lpm_ram_dq_component.lpm_hint = "USE_EAB=ON";
        // examplar attribute lpm_ram_dq_component NOOPT TRUE
 
`else
 
//
// Generic single-port synchronous RAM model
//
 
//
// Generic RAM's registers and wires
//
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
reg     [aw-1:0] addr_reg;               // RAM address register
 
//
// Data output drivers
//
assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};
 
//
// RAM address register
//
always @(posedge clk or posedge rst)
        if (rst)
                addr_reg <= #1 {aw{1'b0}};
        else if (ce)
                addr_reg <= #1 addr;
 
//
// RAM write
//
always @(posedge clk)
        if (ce && we)
                mem[addr] <= #1 di;
 
`endif  // !OR1200_ALTERA_LPM
`endif  // !OR1200_XILINX_RAMB16
`endif  // !OR1200_XILINX_RAMB4
`endif  // !OR1200_VIRTUALSILICON_SSP
`endif  // !OR1200_VIRAGE_SSP
`endif  // !OR1200_AVANT_ATP
`endif  // !OR1200_ARTISAN_SSP
 
endmodule

Browse

Tools

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [rtl/] [or1200/] [rtl/] [verilog/] [or1200_spram_512x20.v] - Blame information for rev 12

Line No.	Rev	Author	Line
1	12	xianfeng	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Generic Single-Port Synchronous RAM ////`
4			`//// ////`
5			`//// This file is part of memory library available from ////`
6			`//// http://www.opencores.org/cvsweb.shtml/generic_memories/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// This block is a wrapper with common single-port ////`
10			`//// synchronous memory interface for different ////`
11			`//// types of ASIC and FPGA RAMs. Beside universal memory ////`
12			`//// interface it also provides behavioral model of generic ////`
13			`//// single-port synchronous RAM. ////`
14			`//// It should be used in all OPENCORES designs that want to be ////`
15			`//// portable accross different target technologies and ////`
16			`//// independent of target memory. ////`
17			`//// ////`
18			`//// Supported ASIC RAMs are: ////`
19			`//// - Artisan Single-Port Sync RAM ////`
20			`//// - Avant! Two-Port Sync RAM (*) ////`
21			`//// - Virage Single-Port Sync RAM ////`
22			`//// - Virtual Silicon Single-Port Sync RAM ////`
23			`//// ////`
24			`//// Supported FPGA RAMs are: ////`
25			`//// - Xilinx Virtex RAMB16 ////`
26			`//// - Xilinx Virtex RAMB4 ////`
27			`//// - Altera LPM ////`
28			`//// ////`
29			`//// To Do: ////`
30			`//// - xilinx rams need external tri-state logic ////`
31			`//// - fix avant! two-port ram ////`
32			`//// - add additional RAMs ////`
33			`//// ////`
34			`//// Author(s): ////`
35			`//// - Damjan Lampret, lampret@opencores.org ////`
36			`//// ////`
37			`//////////////////////////////////////////////////////////////////////`
38			`//// ////`
39			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
40			`//// ////`
41			`//// This source file may be used and distributed without ////`
42			`//// restriction provided that this copyright statement is not ////`
43			`//// removed from the file and that any derivative work contains ////`
44			`//// the original copyright notice and the associated disclaimer. ////`
45			`//// ////`
46			`//// This source file is free software; you can redistribute it ////`
47			`//// and/or modify it under the terms of the GNU Lesser General ////`
48			`//// Public License as published by the Free Software Foundation; ////`
49			`//// either version 2.1 of the License, or (at your option) any ////`
50			`//// later version. ////`
51			`//// ////`
52			`//// This source is distributed in the hope that it will be ////`
53			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
54			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
55			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
56			`//// details. ////`
57			`//// ////`
58			`//// You should have received a copy of the GNU Lesser General ////`
59			`//// Public License along with this source; if not, download it ////`
60			`//// from http://www.opencores.org/lgpl.shtml ////`
61			`//// ////`
62			`//////////////////////////////////////////////////////////////////////`
63			`//`
64			`// CVS Revision History`
65			`//`
66			`// $Log: or1200_spram_512x20.v,v $`
67			`// Revision 1.9 2005/10/19 11:37:56 jcastillo`
68			`// Added support for RAMB16 Xilinx4/Spartan3 primitives`
69			`//`
70			`// Revision 1.8 2004/06/08 18:15:32 lampret`
71			`// Changed behavior of the simulation generic models`
72			`//`
73			`// Revision 1.7 2004/04/05 08:29:57 lampret`
74			`// Merged branch_qmem into main tree.`
75			`//`
76			`// Revision 1.3.4.1 2003/12/09 11:46:48 simons`
77			`// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.`
78			`//`
79			`// Revision 1.3 2003/04/07 01:19:07 lampret`
80			`// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.`
81			`//`
82			`// Revision 1.2 2002/10/17 20:04:40 lampret`
83			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
84			`//`
85			`// Revision 1.1 2002/01/03 08:16:15 lampret`
86			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
87			`//`
88			`// Revision 1.10 2001/11/27 21:24:04 lampret`
89			`// Changed instantiation name of VS RAMs.`
90			`//`
91			`// Revision 1.9 2001/11/27 19:45:04 lampret`
92			`// Fixed VS RAM instantiation - again.`
93			`//`
94			`// Revision 1.8 2001/11/23 21:42:31 simons`
95			`// Program counter divided to PPC and NPC.`
96			`//`
97			`// Revision 1.6 2001/10/21 17:57:16 lampret`
98			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
99			`//`
100			`// Revision 1.5 2001/10/14 13:12:09 lampret`
101			`// MP3 version.`
102			`//`
103			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
104			`// no message`
105			`//`
106			`// Revision 1.1 2001/08/09 13:39:33 lampret`
107			`// Major clean-up.`
108			`//`
109			`// Revision 1.2 2001/07/30 05:38:02 lampret`
110			`// Adding empty directories required by HDL coding guidelines`
111			`//`
112			`//`
113
114			`// synopsys translate_off`
115			`include "timescale.v"
116			`// synopsys translate_on`
117			`include "or1200_defines.v"
118
119			`module or1200_spram_512x20(`
120			`ifdef OR1200_BIST
121			`// RAM BIST`
122			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
123			`endif
124			`// Generic synchronous single-port RAM interface`
125			`clk, rst, ce, we, oe, addr, di, doq`
126			`);`
127
128			`//`
129			`// Default address and data buses width`
130			`//`
131			`parameter aw = 9;`
132			`parameter dw = 20;`
133
134			`ifdef OR1200_BIST
135			`//`
136			`// RAM BIST`
137			`//`
138			`input mbist_si_i;`
139			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
140			`output mbist_so_o;`
141			`endif
142
143			`//`
144			`// Generic synchronous single-port RAM interface`
145			`//`
146			`input clk; // Clock`
147			`input rst; // Reset`
148			`input ce; // Chip enable input`
149			`input we; // Write enable input`
150			`input oe; // Output enable input`
151			`input [aw-1:0] addr; // address bus inputs`
152			`input [dw-1:0] di; // input data bus`
153			`output [dw-1:0] doq; // output data bus`
154
155			`//`
156			`// Internal wires and registers`
157			`//`
158			`ifdef OR1200_XILINX_RAMB4
159			`wire [3:0] unconnected;`
160			`else
161			`ifdef OR1200_XILINX_RAMB16
162			`wire [11:0] unconnected;`
163			`endif // !OR1200_XILINX_RAMB16
164			`endif // !OR1200_XILINX_RAMB4
165
166			`ifdef OR1200_ARTISAN_SSP
167			`else
168			`ifdef OR1200_VIRTUALSILICON_SSP
169			`else
170			`ifdef OR1200_BIST
171			`assign mbist_so_o = mbist_si_i;`
172			`endif
173			`endif
174			`endif
175
176			`ifdef OR1200_ARTISAN_SSP
177
178			`//`
179			`// Instantiation of ASIC memory:`
180			`//`
181			`// Artisan Synchronous Single-Port RAM (ra1sh)`
182			`//`
183			`ifdef UNUSED
184			`art_hssp_512x20 #(dw, 1<<aw, aw) artisan_ssp(`
185			`else
186			`ifdef OR1200_BIST
187			`art_hssp_512x20_bist artisan_ssp(`
188			`else
189			`art_hssp_512x20 artisan_ssp(`
190			`endif
191			`endif
192			`ifdef OR1200_BIST
193			`// RAM BIST`
194			`.mbist_si_i(mbist_si_i),`
195			`.mbist_so_o(mbist_so_o),`
196			`.mbist_ctrl_i(mbist_ctrl_i),`
197			`endif
198			`.CLK(clk),`
199			`.CEN(~ce),`
200			`.WEN(~we),`
201			`.A(addr),`
202			`.D(di),`
203			`.OEN(~oe),`
204			`.Q(doq)`
205			`);`
206
207			`else
208
209			`ifdef OR1200_AVANT_ATP
210
211			`//`
212			`// Instantiation of ASIC memory:`
213			`//`
214			`// Avant! Asynchronous Two-Port RAM`
215			`//`
216			`avant_atp avant_atp(`
217			`.web(~we),`
218			`.reb(),`
219			`.oeb(~oe),`
220			`.rcsb(),`
221			`.wcsb(),`
222			`.ra(addr),`
223			`.wa(addr),`
224			`.di(di),`
225			`.doq(doq)`
226			`);`
227
228			`else
229
230			`ifdef OR1200_VIRAGE_SSP
231
232			`//`
233			`// Instantiation of ASIC memory:`
234			`//`
235			`// Virage Synchronous 1-port R/W RAM`
236			`//`
237			`virage_ssp virage_ssp(`
238			`.clk(clk),`
239			`.adr(addr),`
240			`.d(di),`
241			`.we(we),`
242			`.oe(oe),`
243			`.me(ce),`
244			`.q(doq)`
245			`);`
246
247			`else
248
249			`ifdef OR1200_VIRTUALSILICON_SSP
250
251			`//`
252			`// Instantiation of ASIC memory:`
253			`//`
254			`// Virtual Silicon Single-Port Synchronous SRAM`
255			`//`
256			`ifdef UNUSED
257			`vs_hdsp_512x20 #(1<<aw, aw-1, dw-1) vs_ssp(`
258			`else
259			`ifdef OR1200_BIST
260			`vs_hdsp_512x20_bist vs_ssp(`
261			`else
262			`vs_hdsp_512x20 vs_ssp(`
263			`endif
264			`endif
265			`ifdef OR1200_BIST
266			`// RAM BIST`
267			`.mbist_si_i(mbist_si_i),`
268			`.mbist_so_o(mbist_so_o),`
269			`.mbist_ctrl_i(mbist_ctrl_i),`
270			`endif
271			`.CK(clk),`
272			`.ADR(addr),`
273			`.DI(di),`
274			`.WEN(~we),`
275			`.CEN(~ce),`
276			`.OEN(~oe),`
277			`.DOUT(doq)`
278			`);`
279
280			`else
281
282			`ifdef OR1200_XILINX_RAMB4
283
284			`//`
285			`// Instantiation of FPGA memory:`
286			`//`
287			`// Virtex/Spartan2`
288			`//`
289
290			`//`
291			`// Block 0`
292			`//`
293			`RAMB4_S8 ramb4_s8_0(`
294			`.CLK(clk),`
295			`.RST(rst),`
296			`.ADDR(addr),`
297			`.DI(di[7:0]),`
298			`.EN(ce),`
299			`.WE(we),`
300			`.DO(doq[7:0])`
301			`);`
302
303			`//`
304			`// Block 1`
305			`//`
306			`RAMB4_S8 ramb4_s8_1(`
307			`.CLK(clk),`
308			`.RST(rst),`
309			`.ADDR(addr),`
310			`.DI(di[15:8]),`
311			`.EN(ce),`
312			`.WE(we),`
313			`.DO(doq[15:8])`
314			`);`
315
316			`//`
317			`// Block 2`
318			`//`
319			`RAMB4_S8 ramb4_s8_2(`
320			`.CLK(clk),`
321			`.RST(rst),`
322			`.ADDR(addr),`
323			`.DI({4'b0000, di[19:16]}),`
324			`.EN(ce),`
325			`.WE(we),`
326			`.DO({unconnected, doq[19:16]})`
327			`);`
328
329			`else
330
331			`ifdef OR1200_XILINX_RAMB16
332
333			`//`
334			`// Instantiation of FPGA memory:`
335			`//`
336			`// Virtex4/Spartan3E`
337			`//`
338			`// Added By Nir Mor`
339			`//`
340
341			`RAMB16_S36 ramb16_s36(`
342			`.CLK(clk),`
343			`.SSR(rst),`
344			`.ADDR(addr),`
345			`.DI({12'h000,di}),`
346			`.DIP(4'h0),`
347			`.EN(ce),`
348			`.WE(we),`
349			`.DO({unconnected,doq}),`
350			`.DOP()`
351			`);`
352
353			`else
354
355			`ifdef OR1200_ALTERA_LPM
356
357			`//`
358			`// Instantiation of FPGA memory:`
359			`//`
360			`// Altera LPM`
361			`//`
362			`// Added By Jamil Khatib`
363			`//`
364
365			`wire wr;`
366
367			`assign wr = ce & we;`
368
369			`initial $display("Using Altera LPM.");`
370
371			`lpm_ram_dq lpm_ram_dq_component (`
372			`.address(addr),`
373			`.inclock(clk),`
374			`.outclock(clk),`
375			`.data(di),`
376			`.we(wr),`
377			`.q(doq)`
378			`);`
379
380			`defparam lpm_ram_dq_component.lpm_width = dw,`
381			`lpm_ram_dq_component.lpm_widthad = aw,`
382			`lpm_ram_dq_component.lpm_indata = "REGISTERED",`
383			`lpm_ram_dq_component.lpm_address_control = "REGISTERED",`
384			`lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",`
385			`lpm_ram_dq_component.lpm_hint = "USE_EAB=ON";`
386			`// examplar attribute lpm_ram_dq_component NOOPT TRUE`
387
388			`else
389
390			`//`
391			`// Generic single-port synchronous RAM model`
392			`//`
393
394			`//`
395			`// Generic RAM's registers and wires`
396			`//`
397			`reg [dw-1:0] mem [(1<<aw)-1:0]; // RAM content`
398			`reg [aw-1:0] addr_reg; // RAM address register`
399
400			`//`
401			`// Data output drivers`
402			`//`
403			`assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};`
404
405			`//`
406			`// RAM address register`
407			`//`
408			`always @(posedge clk or posedge rst)`
409			`if (rst)`
410			`addr_reg <= #1 {aw{1'b0}};`
411			`else if (ce)`
412			`addr_reg <= #1 addr;`
413
414			`//`
415			`// RAM write`
416			`//`
417			`always @(posedge clk)`
418			`if (ce && we)`
419			`mem[addr] <= #1 di;`
420
421			`endif // !OR1200_ALTERA_LPM
422			`endif // !OR1200_XILINX_RAMB16
423			`endif // !OR1200_XILINX_RAMB4
424			`endif // !OR1200_VIRTUALSILICON_SSP
425			`endif // !OR1200_VIRAGE_SSP
426			`endif // !OR1200_AVANT_ATP
427			`endif // !OR1200_ARTISAN_SSP
428
429			`endmodule`