OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [rtl/] [or1k_soc_defines.v] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 xianfeng
//
2
// Interrupts
3
//
4
`define APP_INT_RES1    1:0
5
`define APP_INT_UART    2
6
`define APP_INT_GPIO    3
7
`define APP_INT_ETH     4
8
`define APP_INT_SPI0    5
9
`define APP_INT_RES3    19:6
10
 
11
//`define SRAM_GENERIC
12
`define CONFIG_USE_SRAM

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.