OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [sw/] [adv_jtag_bridge/] [cable_sim.h] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 xianfeng
 
2
#ifndef _CABLE_SIM_H_
3
#define _CABLE_SIM_H_
4
 
5
#include <stdint.h>
6
 
7
int cable_rtl_sim_init();
8
int cable_rtl_sim_out(uint8_t value);
9
int cable_rtl_sim_inout(uint8_t value, uint8_t *inval);
10
void cable_rtl_sim_wait();
11
int cable_rtl_sim_opt(int c, char *str);
12
 
13
int cable_vpi_init();
14
int cable_vpi_out(uint8_t value);
15
int cable_vpi_inout(uint8_t value, uint8_t *inval);
16
void cable_vpi_wait();
17
int cable_vpi_opt(int c, char *str);
18
 
19
 
20
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.