OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [soc/] [sw/] [adv_jtag_bridge/] [opencores_tap.h] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 xianfeng
#ifndef _OPENCORES_TAP_H_
2
#define _OPENCODER_TAP_H_
3
 
4
 
5
// Information on the OpenCores JTAG TAP
6
// Included as a default, in place of a BSDL file
7
// with the data.
8
 
9
#define JI_SIZE (4)
10
enum jtag_instr
11
  {
12
    JI_EXTEST = 0x0,
13
    JI_SAMPLE_PRELOAD = 0x1,
14
    JI_IDCODE = 0x2,
15
    JI_CHAIN_SELECT = 0x3,
16
    JI_INTEST = 0x4,
17
    JI_CLAMP = 0x5,
18
    JI_CLAMPZ = 0x6,
19
    JI_HIGHZ = 0x7,
20
    JI_DEBUG = 0x8,
21
    JI_BYPASS = 0xF
22
  };
23
 
24
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.