| 1 |
3 |
olegodints |
NET "AD_CONV" LOC = "P11" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 6 ;
|
| 2 |
|
|
|
| 3 |
|
|
NET "SPI_SCK" LOC = "U16" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;
|
| 4 |
|
|
NET "SPI_MISO" LOC = "N10" | IOSTANDARD = LVCMOS33 ;
|
| 5 |
|
|
NET "SPI_MOSI" LOC = T4 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 6 |
|
|
|
| 7 |
|
|
NET "AMP_CS" LOC = "N7" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 6 ;
|
| 8 |
|
|
NET "AMP_SHDN" LOC = "P7" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 6 ;
|
| 9 |
|
|
NET "AMP_DOUT" LOC = "E18" | IOSTANDARD = LVCMOS33;
|
| 10 |
|
|
|
| 11 |
|
|
NET "DAC_CS" LOC = N8 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 12 |
|
|
#NET "DAC_CLR" LOC = P8 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 13 |
|
|
|
| 14 |
|
|
NET "SF_CE0" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
|
| 15 |
|
|
NET "FPGA_INIT_B" LOC = "T3" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 4;
|
| 16 |
|
|
|
| 17 |
|
|
NET "LED<7>" LOC = "F9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 18 |
|
|
NET "LED<6>" LOC = "E9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 19 |
|
|
NET "LED<5>" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 20 |
|
|
NET "LED<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 21 |
|
|
NET "LED<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 22 |
|
|
NET "LED<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 23 |
|
|
NET "LED<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 24 |
|
|
NET "LED<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
|
| 25 |
|
|
|
| 26 |
|
|
# ==== Clock inputs (CLK) ====
|
| 27 |
|
|
NET "CLK_50MHZ" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
|
| 28 |
|
|
# Define clock period for 50 MHz oscillator (40%/60% duty-cycle)
|
| 29 |
|
|
NET "CLK_50MHZ" PERIOD = 20.0ns HIGH 40%;
|
| 30 |
|
|
|
| 31 |
|
|
|
| 32 |
|
|
# ==== VGA Port (VGA) ====
|
| 33 |
|
|
NET "VGA_BLUE" LOC = "G15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
| 34 |
|
|
NET "VGA_GREEN" LOC = "H15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
| 35 |
|
|
NET "VGA_HSYNC" LOC = "F15" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
| 36 |
|
|
NET "VGA_RED" LOC = "H14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
| 37 |
|
|
NET "VGA_VSYNC" LOC = "F14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST ;
|
| 38 |
|
|
|
| 39 |
|
|
NET "CLK_50MHZ" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 40 |
|
|
PIN "div2/DCM_SP_inst.CLKIN" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 41 |
|
|
|
| 42 |
|
|
NET "ROT_A" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP ;
|
| 43 |
|
|
NET "ROT_B" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP ;
|
| 44 |
|
|
#NET "ROT_CENTER" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 45 |
|
|
|
| 46 |
|
|
NET "BTN_EAST" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 47 |
|
|
NET "BTN_NORTH" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 48 |
|
|
NET "BTN_SOUTH" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
|
| 49 |
|
|
NET "BTN_WEST" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN ;
|
