| 1 |
4 |
doru |
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
|
| 2 |
|
|
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
|
| 3 |
|
|
<title>Module Index</title>
|
| 4 |
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css">
|
| 5 |
|
|
</head><body>
|
| 6 |
|
|
<!-- Generated by Doxygen 1.2.16 -->
|
| 7 |
|
|
<center>
|
| 8 |
|
|
<a class="qindex" href="main.html">Main Page</a> <a class="qindex" href="modules.html">Modules</a> <a class="qindex" href="pages.html">Related Pages</a> </center>
|
| 9 |
|
|
<hr><h1>Pipelined AVR microcontroller Modules</h1>Here is a list of all modules:<ul>
|
| 10 |
|
|
<li><a class="el" href="group__pavr__intro.html">Introduction</a>
|
| 11 |
|
|
<li><a class="el" href="group__pavr__avrarch.html">AVR architecture</a>
|
| 12 |
|
|
<li><a class="el" href="group__pavr__avris.html">AVR instruction set</a>
|
| 13 |
|
|
<li><a class="el" href="group__pavr__implementation.html">Implementation</a>
|
| 14 |
|
|
<ul>
|
| 15 |
|
|
<li><a class="el" href="group__pavr__control.html">Pipeline structure</a>
|
| 16 |
|
|
<li><a class="el" href="group__pavr__hwres.html">Hardware resources</a>
|
| 17 |
|
|
<ul>
|
| 18 |
|
|
<li><a class="el" href="group__pavr__hwres__rf.html">Register File</a>
|
| 19 |
|
|
<ul>
|
| 20 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__rd1.html">Read port 1</a>
|
| 21 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__rd2.html">Read port 2</a>
|
| 22 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__wr.html">Write port</a>
|
| 23 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__xwr.html">X port</a>
|
| 24 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__ywr.html">Y port</a>
|
| 25 |
|
|
<li><a class="el" href="group__pavr__hwres__rf__zwr.html">Z port</a>
|
| 26 |
|
|
</ul>
|
| 27 |
|
|
<li><a class="el" href="group__pavr__hwres__bpu.html">Bypass Unit</a>
|
| 28 |
|
|
<ul>
|
| 29 |
|
|
<li><a class="el" href="group__pavr__hwres__bpr0.html">Bypass chain 0</a>
|
| 30 |
|
|
<li><a class="el" href="group__pavr__hwres__bpr1.html">Bypass chain 1</a>
|
| 31 |
|
|
<li><a class="el" href="group__pavr__hwres__bpr2.html">Bypass chain 2</a>
|
| 32 |
|
|
</ul>
|
| 33 |
|
|
<li><a class="el" href="group__pavr__hwres__iof.html">IO File</a>
|
| 34 |
|
|
<ul>
|
| 35 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__gen.html">General IO port</a>
|
| 36 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__sregwr.html">SREG port</a>
|
| 37 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__spwr.html">SP port</a>
|
| 38 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__rampxwr.html">RAMPX port</a>
|
| 39 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__rampywr.html">RAMPY port</a>
|
| 40 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__rampzwr.html">RAMPZ port</a>
|
| 41 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__rampdwr.html">RAMPD port</a>
|
| 42 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__eindwr.html">EIND port</a>
|
| 43 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__perif.html">Peripherals</a>
|
| 44 |
|
|
<ul>
|
| 45 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__perif__pa.html">Port A</a>
|
| 46 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__perif__int0.html">External interrupt 0</a>
|
| 47 |
|
|
<li><a class="el" href="group__pavr__hwres__iof__perif__t0.html">Timer 0</a>
|
| 48 |
|
|
</ul>
|
| 49 |
|
|
</ul>
|
| 50 |
|
|
<li><a class="el" href="group__pavr__hwres__alu.html">ALU</a>
|
| 51 |
|
|
<li><a class="el" href="group__pavr__hwres__dacu.html">DACU</a>
|
| 52 |
|
|
<li><a class="el" href="group__pavr__hwres__dm.html">Data Memory</a>
|
| 53 |
|
|
<li><a class="el" href="group__pavr__hwres__pm.html">Program Memory</a>
|
| 54 |
|
|
<li><a class="el" href="group__pavr__hwres__sfu.html">Stall and Flush Unit</a>
|
| 55 |
|
|
</ul>
|
| 56 |
|
|
<li><a class="el" href="group__pavr__pipeline.html">Pipeline details</a>
|
| 57 |
|
|
<ul>
|
| 58 |
|
|
<li><a class="el" href="group__pavr__pipeline__alu.html">ALU</a>
|
| 59 |
|
|
<li><a class="el" href="group__pavr__pipeline__iof.html">IOF access</a>
|
| 60 |
|
|
<li><a class="el" href="group__pavr__pipeline__dacu.html">DACU access</a>
|
| 61 |
|
|
<li><a class="el" href="group__pavr__pipeline__jumps.html">Jumps</a>
|
| 62 |
|
|
<li><a class="el" href="group__pavr__pipeline__branches.html">Branches</a>
|
| 63 |
|
|
<li><a class="el" href="group__pavr__pipeline__skips.html">Skips</a>
|
| 64 |
|
|
<li><a class="el" href="group__pavr__pipeline__calls.html">Calls</a>
|
| 65 |
|
|
<li><a class="el" href="group__pavr__pipeline__returns.html">Returns</a>
|
| 66 |
|
|
<li><a class="el" href="group__pavr__pipeline__int.html">Interrupts</a>
|
| 67 |
|
|
<li><a class="el" href="group__pavr__pipeline__others.html">Others</a>
|
| 68 |
|
|
</ul>
|
| 69 |
|
|
</ul>
|
| 70 |
|
|
<li><a class="el" href="group__pavr__test.html">Testing</a>
|
| 71 |
|
|
<ul>
|
| 72 |
|
|
<li><a class="el" href="group__pavr__test__bugs.html">Bugs</a>
|
| 73 |
|
|
<li><a class="el" href="group__pavr__fpga.html">FPGA prototyping</a>
|
| 74 |
|
|
</ul>
|
| 75 |
|
|
<li><a class="el" href="group__pavr__src.html">Sources</a>
|
| 76 |
|
|
<li><a class="el" href="group__pavr__ref.html">References</a>
|
| 77 |
|
|
<li><a class="el" href="group__pavr__thoughts.html">Some final thoughts</a>
|
| 78 |
|
|
<li><a class="el" href="group__pavr__about.html">About ...</a>
|
| 79 |
|
|
</ul>
|
| 80 |
|
|
<hr><address align="right"><small>Generated on Tue Dec 31 20:26:31 2002 for Pipelined AVR microcontroller by
|
| 81 |
|
|
<a href="http://www.doxygen.org/index.html">
|
| 82 |
|
|
<img src="doxygen.png" alt="doxygen" align="middle" border=0
|
| 83 |
|
|
width=110 height=53></a>1.2.16 </small></address>
|
| 84 |
|
|
</body>
|
| 85 |
|
|
</html>
|
