OpenCores
URL https://opencores.org/ocsvn/pavr/pavr/trunk

Subversion Repositories pavr

[/] [pavr/] [trunk/] [tools/] [build_vhdl_hdr/] [template_hdr] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 doru
-- Project
2
--    pAVR (pipelined AVR) is an 8 bit RISC controller, compatible with Atmel's
3
--    AVR core, but about 3x faster in terms of both clock frequency and MIPS.
4
--    The increase in speed comes from a relatively deep pipeline. The original
5
--    AVR core has only two pipeline stages (fetch and execute), while pAVR has
6
--    6 pipeline stages:
7
--       1. PM    (read Program Memory)
8
--       2. INSTR (load Instruction)
9
--       3. RFRD  (decode Instruction and read Register File)
10
--       4. OPS   (load Operands)
11
--       5. ALU   (execute ALU opcode or access Unified Memory)
12
--       6. RFWR  (write Register File)
13
-- Version
14
--    0.32
15
-- Date
16
--    2002 August 07
17
-- Author
18
--    Doru Cuturela, doruu@yahoo.com
19
-- License
20
--    This program is free software; you can redistribute it and/or modify
21
--    it under the terms of the GNU General Public License as published by
22
--    the Free Software Foundation; either version 2 of the License, or
23
--    (at your option) any later version.
24
--    This program is distributed in the hope that it will be useful,
25
--    but WITHOUT ANY WARRANTY; without even the implied warranty of
26
--    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
27
--    GNU General Public License for more details.
28
--    You should have received a copy of the GNU General Public License
29
--    along with this program; if not, write to the Free Software
30
--    Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.