| 1 |
16 |
mihad |
//+ncelabargs+"-timescale 1ns/10ps"
|
| 2 |
|
|
+libext+.v
|
| 3 |
|
|
// RTL sources
|
| 4 |
|
|
../../../rtl/verilog/pci_parity_check.v
|
| 5 |
|
|
../../../rtl/verilog/pci_target_unit.v
|
| 6 |
|
|
../../../rtl/verilog/wb_addr_mux.v
|
| 7 |
|
|
../../../rtl/verilog/cbe_en_crit.v
|
| 8 |
|
|
../../../rtl/verilog/fifo_control.v
|
| 9 |
|
|
../../../rtl/verilog/out_reg.v
|
| 10 |
|
|
../../../rtl/verilog/pci_tpram.v
|
| 11 |
|
|
../../../rtl/verilog/wb_master.v
|
| 12 |
|
|
../../../rtl/verilog/conf_cyc_addr_dec.v
|
| 13 |
|
|
../../../rtl/verilog/frame_crit.v
|
| 14 |
|
|
../../../rtl/verilog/pci_target32_clk_en.v
|
| 15 |
|
|
../../../rtl/verilog/pciw_fifo_control.v
|
| 16 |
|
|
../../../rtl/verilog/wb_slave.v
|
| 17 |
|
|
../../../rtl/verilog/conf_space.v
|
| 18 |
|
|
../../../rtl/verilog/frame_en_crit.v
|
| 19 |
|
|
../../../rtl/verilog/par_crit.v
|
| 20 |
|
|
../../../rtl/verilog/pci_target32_ctrl_en_crit.v
|
| 21 |
|
|
../../../rtl/verilog/pciw_pcir_fifos.v
|
| 22 |
|
|
../../../rtl/verilog/wb_slave_unit.v
|
| 23 |
|
|
../../../rtl/verilog/frame_load_crit.v
|
| 24 |
|
|
../../../rtl/verilog/pci_bridge32.v
|
| 25 |
|
|
../../../rtl/verilog/pci_target32_devs_crit.v
|
| 26 |
|
|
../../../rtl/verilog/perr_crit.v
|
| 27 |
|
|
../../../rtl/verilog/wbr_fifo_control.v
|
| 28 |
|
|
../../../rtl/verilog/cur_out_reg.v
|
| 29 |
|
|
../../../rtl/verilog/pci_decoder.v
|
| 30 |
|
|
../../../rtl/verilog/pci_target32_interface.v
|
| 31 |
|
|
../../../rtl/verilog/perr_en_crit.v
|
| 32 |
|
|
../../../rtl/verilog/wbw_fifo_control.v
|
| 33 |
|
|
../../../rtl/verilog/decoder.v
|
| 34 |
|
|
../../../rtl/verilog/pci_in_reg.v
|
| 35 |
|
|
../../../rtl/verilog/pci_target32_load_crit.v
|
| 36 |
|
|
../../../rtl/verilog/serr_crit.v
|
| 37 |
|
|
../../../rtl/verilog/wbw_wbr_fifos.v
|
| 38 |
|
|
../../../rtl/verilog/delayed_sync.v
|
| 39 |
|
|
../../../rtl/verilog/irdy_out_crit.v
|
| 40 |
|
|
../../../rtl/verilog/pci_io_mux.v
|
| 41 |
|
|
../../../rtl/verilog/pci_io_mux_ad_en_crit.v
|
| 42 |
|
|
../../../rtl/verilog/pci_io_mux_ad_load_crit.v
|
| 43 |
|
|
../../../rtl/verilog/pci_target32_sm.v
|
| 44 |
|
|
../../../rtl/verilog/serr_en_crit.v
|
| 45 |
|
|
../../../rtl/verilog/delayed_write_reg.v
|
| 46 |
|
|
../../../rtl/verilog/mas_ad_en_crit.v
|
| 47 |
|
|
../../../rtl/verilog/mas_ad_load_crit.v
|
| 48 |
|
|
../../../rtl/verilog/pci_master32_sm.v
|
| 49 |
|
|
../../../rtl/verilog/pci_target32_stop_crit.v
|
| 50 |
|
|
../../../rtl/verilog/synchronizer_flop.v
|
| 51 |
|
|
../../../rtl/verilog/async_reset_flop.v
|
| 52 |
|
|
../../../rtl/verilog/mas_ch_state_crit.v
|
| 53 |
|
|
../../../rtl/verilog/pci_master32_sm_if.v
|
| 54 |
|
|
../../../rtl/verilog/pci_target32_trdy_crit.v
|
| 55 |
|
|
../../../rtl/verilog/top.v
|
| 56 |
|
|
../../../rtl/verilog/pci_rst_int.v
|
| 57 |
|
|
../../../rtl/verilog/sync_module.v
|
| 58 |
|
|
../../../rtl/verilog/wb_tpram.v
|
| 59 |
|
|
// Sim sources
|
| 60 |
|
|
../../../bench/verilog/wb_master32.v
|
| 61 |
|
|
../../../bench/verilog/wb_master_behavioral.v
|
| 62 |
|
|
../../../bench/verilog/system.v
|
| 63 |
|
|
../../../bench/verilog/pci_blue_arbiter.v
|
| 64 |
|
|
../../../bench/verilog/pci_bus_monitor.v
|
| 65 |
|
|
../../../bench/verilog/pci_behaviorial_device.v
|
| 66 |
|
|
../../../bench/verilog/pci_behaviorial_master.v
|
| 67 |
|
|
../../../bench/verilog/pci_behaviorial_target.v
|
| 68 |
|
|
../../../bench/verilog/wb_slave_behavioral.v
|
| 69 |
|
|
../../../bench/verilog/wb_bus_mon.v
|
| 70 |
|
|
../../../bench/verilog/wb_slave32.v
|
| 71 |
|
|
../../../bench/verilog/pci_behavioral_iack_target.v
|
| 72 |
|
|
../../../bench/verilog/pci_unsupported_commands_master.v
|
| 73 |
|
|
// Libs
|
| 74 |
|
|
//../../../../lib/xilinx/lib/unisims/RAMB4_S16_S16.v
|
| 75 |
|
|
//../../../../lib/xilinx/lib/glbl/glbl.v
|
| 76 |
|
|
//../../../../lib/artisan/art_hsdp_256x40.v
|
