OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [sim/] [rtl_sim/] [log/] [ncvlog.log] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 mihad 
ncvlog: v03.30.(p001): (c) Copyright 1995 - 2001 Cadence Design Systems, Inc.
2 
ncvlog: v03.30.(p001): Started on Jul 08, 2001 at 11:28:41
3 
ncvlog
4 
    -f ./ncvlog.args
5 
        -cdslib ../bin/cds.lib
6 
        -hdlvar ../bin/hdl.var
7 
        -logfile ../log/ncvlog.log
8 
        -update
9 
        -messages
10 
        -INCDIR ../../../bench/verilog
11 
        -INCDIR ../../../rtl/verilog
12 
        ../../../rtl/verilog/pci_parity_check.v
13 
        ../../../rtl/verilog/pci_target_unit.v
14 
        ../../../rtl/verilog/wb_addr_mux.v
15 
        ../../../rtl/verilog/cbe_en_crit.v
16 
        ../../../rtl/verilog/fifo_control.v
17 
        ../../../rtl/verilog/out_reg.v
18 
        ../../../rtl/verilog/pci_tpram.v
19 
        ../../../rtl/verilog/wb_master.v
20 
        ../../../rtl/verilog/conf_cyc_addr_dec.v
21 
        ../../../rtl/verilog/frame_crit.v
22 
        ../../../rtl/verilog/pci_target32_clk_en.v
23 
        ../../../rtl/verilog/pciw_fifo_control.v
24 
        ../../../rtl/verilog/wb_slave.v
25 
        ../../../rtl/verilog/conf_space.v
26 
        ../../../rtl/verilog/frame_en_crit.v
27 
        ../../../rtl/verilog/par_crit.v
28 
        ../../../rtl/verilog/pciw_pcir_fifos.v
29 
        ../../../rtl/verilog/wb_slave_unit.v
30 
        ../../../rtl/verilog/frame_load_crit.v
31 
        ../../../rtl/verilog/pci_bridge32.v
32 
        ../../../rtl/verilog/pci_target32_devs_crit.v
33 
        ../../../rtl/verilog/perr_crit.v
34 
        ../../../rtl/verilog/wbr_fifo_control.v
35 
        ../../../rtl/verilog/cur_out_reg.v
36 
        ../../../rtl/verilog/pci_decoder.v
37 
        ../../../rtl/verilog/pci_target32_interface.v
38 
        ../../../rtl/verilog/perr_en_crit.v
39 
        ../../../rtl/verilog/wbw_fifo_control.v
40 
        ../../../rtl/verilog/decoder.v
41 
        ../../../rtl/verilog/pci_in_reg.v
42 
        ../../../rtl/verilog/serr_crit.v
43 
        ../../../rtl/verilog/wbw_wbr_fifos.v
44 
        ../../../rtl/verilog/delayed_sync.v
45 
        ../../../rtl/verilog/irdy_out_crit.v
46 
        ../../../rtl/verilog/pci_io_mux.v
47 
        ../../../rtl/verilog/pci_io_mux_ad_en_crit.v
48 
        ../../../rtl/verilog/pci_io_mux_ad_load_crit.v
49 
        ../../../rtl/verilog/pci_target32_sm.v
50 
        ../../../rtl/verilog/serr_en_crit.v
51 
        ../../../rtl/verilog/delayed_write_reg.v
52 
        ../../../rtl/verilog/mas_ad_en_crit.v
53 
        ../../../rtl/verilog/mas_ad_load_crit.v
54 
        ../../../rtl/verilog/pci_master32_sm.v
55 
        ../../../rtl/verilog/pci_target32_stop_crit.v
56 
        ../../../rtl/verilog/synchronizer_flop.v
57 
        ../../../rtl/verilog/async_reset_flop.v
58 
        ../../../rtl/verilog/mas_ch_state_crit.v
59 
        ../../../rtl/verilog/pci_master32_sm_if.v
60 
        ../../../rtl/verilog/pci_target32_trdy_crit.v
61 
        ../../../rtl/verilog/top.v
62 
        ../../../rtl/verilog/pci_rst_int.v
63 
        ../../../rtl/verilog/sync_module.v
64 
        ../../../rtl/verilog/wb_tpram.v
65 
        ../../../bench/verilog/wb_master32.v
66 
        ../../../bench/verilog/wb_master_behavioral.v
67 
        ../../../bench/verilog/system.v
68 
        ../../../bench/verilog/pci_blue_arbiter.v
69 
        ../../../bench/verilog/pci_bus_monitor.v
70 
        ../../../bench/verilog/pci_behaviorial_device.v
71 
        ../../../bench/verilog/pci_behaviorial_master.v
72 
        ../../../bench/verilog/pci_behaviorial_target.v
73 
        ../../../bench/verilog/wb_slave_behavioral.v
74 
        ../../../bench/verilog/wb_bus_mon.v
75 
        ../../../bench/verilog/pci_behavioral_iack_target.v
76 
        ../../../bench/verilog/pci_unsupported_commands_master.v
77 
        ../../../../../../lib/xilinx/lib/glbl/glbl.v
78 
        ../../../../../../lib/xilinx/lib/unisims/RAMB4_S16_S16.v
79 
        ../../../../../../lib/xilinx/lib/unisims/RAM16X1D.v
80 
 
81 
file: ../../../rtl/verilog/pci_parity_check.v
82 
        module worklib.PCI_PARITY_CHECK:v
83 
                errors: 0, warnings: 0
84 
file: ../../../rtl/verilog/pci_target_unit.v
85 
        module worklib.PCI_TARGET_UNIT:v
86 
                errors: 0, warnings: 0
87 
file: ../../../rtl/verilog/wb_addr_mux.v
88 
        module worklib.WB_ADDR_MUX:v
89 
                errors: 0, warnings: 0
90 
file: ../../../rtl/verilog/cbe_en_crit.v
91 
        module worklib.CBE_EN_CRIT:v (up-to-date)
92 
                errors: 0, warnings: 0
93 
file: ../../../rtl/verilog/fifo_control.v
94 
        module worklib.FIFO_CONTROL:v
95 
                errors: 0, warnings: 0
96 
file: ../../../rtl/verilog/out_reg.v
97 
        module worklib.OUT_REG:v
98 
                errors: 0, warnings: 0
99 
file: ../../../rtl/verilog/pci_tpram.v
100 
        module worklib.PCI_TPRAM:v
101 
                errors: 0, warnings: 0
102 
file: ../../../rtl/verilog/wb_master.v
103 
        module worklib.WB_MASTER:v
104 
                errors: 0, warnings: 0
105 
file: ../../../rtl/verilog/conf_cyc_addr_dec.v
106 
        module worklib.CONF_CYC_ADDR_DEC:v (up-to-date)
107 
                errors: 0, warnings: 0
108 
file: ../../../rtl/verilog/frame_crit.v
109 
        module worklib.FRAME_CRIT:v (up-to-date)
110 
                errors: 0, warnings: 0
111 
file: ../../../rtl/verilog/pci_target32_clk_en.v
112 
        module worklib.PCI_TARGET32_CLK_EN:v (up-to-date)
113 
                errors: 0, warnings: 0
114 
file: ../../../rtl/verilog/pciw_fifo_control.v
115 
        module worklib.PCIW_FIFO_CONTROL:v
116 
                errors: 0, warnings: 0
117 
file: ../../../rtl/verilog/wb_slave.v
118 
        module worklib.WB_SLAVE:v
119 
                errors: 0, warnings: 0
120 
file: ../../../rtl/verilog/conf_space.v
121 
        module worklib.CONF_SPACE:v
122 
                errors: 0, warnings: 0
123 
file: ../../../rtl/verilog/frame_en_crit.v
124 
        module worklib.FRAME_EN_CRIT:v (up-to-date)
125 
                errors: 0, warnings: 0
126 
file: ../../../rtl/verilog/par_crit.v
127 
        module worklib.PAR_CRIT:v (up-to-date)
128 
                errors: 0, warnings: 0
129 
file: ../../../rtl/verilog/pciw_pcir_fifos.v
130 
        module worklib.PCIW_PCIR_FIFOS:v
131 
                errors: 0, warnings: 0
132 
file: ../../../rtl/verilog/wb_slave_unit.v
133 
        module worklib.WB_SLAVE_UNIT:v
134 
                errors: 0, warnings: 0
135 
file: ../../../rtl/verilog/frame_load_crit.v
136 
        module worklib.FRAME_LOAD_CRIT:v (up-to-date)
137 
                errors: 0, warnings: 0
138 
file: ../../../rtl/verilog/pci_bridge32.v
139 
        module worklib.PCI_BRIDGE32:v
140 
                errors: 0, warnings: 0
141 
file: ../../../rtl/verilog/pci_target32_devs_crit.v
142 
        module worklib.PCI_TARGET32_DEVS_CRIT:v (up-to-date)
143 
                errors: 0, warnings: 0
144 
file: ../../../rtl/verilog/perr_crit.v
145 
        module worklib.PERR_CRIT:v (up-to-date)
146 
                errors: 0, warnings: 0
147 
file: ../../../rtl/verilog/wbr_fifo_control.v
148 
        module worklib.WBR_FIFO_CONTROL:v
149 
                errors: 0, warnings: 0
150 
file: ../../../rtl/verilog/cur_out_reg.v
151 
        module worklib.CUR_OUT_REG:v
152 
                errors: 0, warnings: 0
153 
file: ../../../rtl/verilog/pci_decoder.v
154 
        module worklib.PCI_DECODER:v
155 
                errors: 0, warnings: 0
156 
file: ../../../rtl/verilog/pci_target32_interface.v
157 
        module worklib.PCI_TARGET32_INTERFACE:v
158 
                errors: 0, warnings: 0
159 
file: ../../../rtl/verilog/perr_en_crit.v
160 
        module worklib.PERR_EN_CRIT:v (up-to-date)
161 
                errors: 0, warnings: 0
162 
file: ../../../rtl/verilog/wbw_fifo_control.v
163 
        module worklib.WBW_FIFO_CONTROL:v
164 
                errors: 0, warnings: 0
165 
file: ../../../rtl/verilog/decoder.v
166 
        module worklib.DECODER:v
167 
                errors: 0, warnings: 0
168 
file: ../../../rtl/verilog/pci_in_reg.v
169 
        module worklib.PCI_IN_REG:v
170 
                errors: 0, warnings: 0
171 
file: ../../../rtl/verilog/serr_crit.v
172 
        module worklib.SERR_CRIT:v (up-to-date)
173 
                errors: 0, warnings: 0
174 
file: ../../../rtl/verilog/wbw_wbr_fifos.v
175 
        module worklib.WBW_WBR_FIFOS:v
176 
                errors: 0, warnings: 0
177 
file: ../../../rtl/verilog/delayed_sync.v
178 
        module worklib.DELAYED_SYNC:v
179 
                errors: 0, warnings: 0
180 
file: ../../../rtl/verilog/irdy_out_crit.v
181 
        module worklib.IRDY_OUT_CRIT:v (up-to-date)
182 
                errors: 0, warnings: 0
183 
file: ../../../rtl/verilog/pci_io_mux.v
184 
        module worklib.PCI_IO_MUX:v (up-to-date)
185 
                errors: 0, warnings: 0
186 
file: ../../../rtl/verilog/pci_io_mux_ad_en_crit.v
187 
        module worklib.PCI_IO_MUX_AD_EN_CRIT:v (up-to-date)
188 
                errors: 0, warnings: 0
189 
file: ../../../rtl/verilog/pci_io_mux_ad_load_crit.v
190 
        module worklib.PCI_IO_MUX_AD_LOAD_CRIT:v (up-to-date)
191 
                errors: 0, warnings: 0
192 
file: ../../../rtl/verilog/pci_target32_sm.v
193 
        module worklib.PCI_TARGET32_SM:v
194 
                errors: 0, warnings: 0
195 
file: ../../../rtl/verilog/serr_en_crit.v
196 
        module worklib.SERR_EN_CRIT:v (up-to-date)
197 
                errors: 0, warnings: 0
198 
file: ../../../rtl/verilog/delayed_write_reg.v
199 
        module worklib.DELAYED_WRITE_REG:v
200 
                errors: 0, warnings: 0
201 
file: ../../../rtl/verilog/mas_ad_en_crit.v
202 
        module worklib.MAS_AD_EN_CRIT:v (up-to-date)
203 
                errors: 0, warnings: 0
204 
file: ../../../rtl/verilog/mas_ad_load_crit.v
205 
        module worklib.MAS_AD_LOAD_CRIT:v (up-to-date)
206 
                errors: 0, warnings: 0
207 
file: ../../../rtl/verilog/pci_master32_sm.v
208 
        module worklib.PCI_MASTER32_SM:v
209 
                errors: 0, warnings: 0
210 
file: ../../../rtl/verilog/pci_target32_stop_crit.v
211 
        module worklib.PCI_TARGET32_STOP_CRIT:v (up-to-date)
212 
                errors: 0, warnings: 0
213 
file: ../../../rtl/verilog/synchronizer_flop.v
214 
        module worklib.synchronizer_flop:v (up-to-date)
215 
                errors: 0, warnings: 0
216 
file: ../../../rtl/verilog/async_reset_flop.v
217 
        module worklib.async_reset_flop:v
218 
                errors: 0, warnings: 0
219 
file: ../../../rtl/verilog/mas_ch_state_crit.v
220 
        module worklib.MAS_CH_STATE_CRIT:v (up-to-date)
221 
                errors: 0, warnings: 0
222 
file: ../../../rtl/verilog/pci_master32_sm_if.v
223 
        module worklib.PCI_MASTER32_SM_IF:v
224 
                errors: 0, warnings: 0
225 
file: ../../../rtl/verilog/pci_target32_trdy_crit.v
226 
        module worklib.PCI_TARGET32_TRDY_CRIT:v (up-to-date)
227 
                errors: 0, warnings: 0
228 
file: ../../../rtl/verilog/top.v
229 
        module worklib.TOP:v
230 
                errors: 0, warnings: 0
231 
file: ../../../rtl/verilog/pci_rst_int.v
232 
        module worklib.PCI_RST_INT:v
233 
                errors: 0, warnings: 0
234 
file: ../../../rtl/verilog/sync_module.v
235 
        module worklib.SYNC_MODULE:v (up-to-date)
236 
                errors: 0, warnings: 0
237 
file: ../../../rtl/verilog/wb_tpram.v
238 
        module worklib.WB_TPRAM:v
239 
                errors: 0, warnings: 0
240 
file: ../../../bench/verilog/wb_master32.v
241 
        module worklib.WB_MASTER32:v
242 
                errors: 0, warnings: 0
243 
file: ../../../bench/verilog/wb_master_behavioral.v
244 
        module worklib.WB_MASTER_BEHAVIORAL:v
245 
                errors: 0, warnings: 0
246 
file: ../../../bench/verilog/system.v
247 
        module worklib.SYSTEM:v
248 
                errors: 0, warnings: 0
249 
file: ../../../bench/verilog/pci_blue_arbiter.v
250 
        module worklib.pci_blue_arbiter:v (up-to-date)
251 
                errors: 0, warnings: 0
252 
file: ../../../bench/verilog/pci_bus_monitor.v
253 
        module worklib.pci_bus_monitor:v (up-to-date)
254 
                errors: 0, warnings: 0
255 
file: ../../../bench/verilog/pci_behaviorial_device.v
256 
        module worklib.pci_behaviorial_device:v (up-to-date)
257 
                errors: 0, warnings: 0
258 
        module worklib.delayed_test_pad:v (up-to-date)
259 
                errors: 0, warnings: 0
260 
file: ../../../bench/verilog/pci_behaviorial_master.v
261 
        module worklib.pci_behaviorial_master:v (up-to-date)
262 
                errors: 0, warnings: 0
263 
file: ../../../bench/verilog/pci_behaviorial_target.v
264 
        module worklib.pci_behaviorial_target:v (up-to-date)
265 
                errors: 0, warnings: 0
266 
file: ../../../bench/verilog/wb_slave_behavioral.v
267 
        module worklib.WB_SLAVE_BEHAVIORAL:v
268 
                errors: 0, warnings: 0
269 
file: ../../../bench/verilog/wb_bus_mon.v
270 
        module worklib.WB_BUS_MON:v
271 
                errors: 0, warnings: 0
272 
file: ../../../bench/verilog/pci_behavioral_iack_target.v
273 
        module worklib.PCI_BEHAVIORAL_IACK_TARGET:v
274 
                errors: 0, warnings: 0
275 
file: ../../../bench/verilog/pci_unsupported_commands_master.v
276 
        module worklib.pci_unsupported_commands_master:v
277 
                errors: 0, warnings: 0
278 
file: ../../../../../../lib/xilinx/lib/glbl/glbl.v
279 
        module worklib.glbl:v (up-to-date)
280 
                errors: 0, warnings: 0
281 
file: ../../../../../../lib/xilinx/lib/unisims/RAMB4_S16_S16.v
282 
        module worklib.RAMB4_S16_S16:v (up-to-date)
283 
                errors: 0, warnings: 0
284 
file: ../../../../../../lib/xilinx/lib/unisims/RAM16X1D.v
285 
        module worklib.RAM16X1D:v (up-to-date)
286 
                errors: 0, warnings: 0
287 
ncvlog: v03.30.(p001): Exiting on Jul 08, 2001 at 11:28:46  (total: 00:00:05)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.