OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_12/] [sim/] [rtl_sim/] [run/] [ncelab.args] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 mihad 
//
2 
// ncelab.args: Arguments passed to the NC-Verilog elaborator.
3 
// Created by ncprep on Tue Jan 29 18:18:34 2002
4 
 
5 
// Turn on informative messages.
6 
-MESSAGES
7 
// -NOCOPYRIGHT
8 
 
9 
// Uncomment the following line to generate a named log file
10 
// -LOGFILE ncelab.log
11 
 
12 
// Top level module(s)
13 
CBE_EN_CRIT
14 
PCI_TPRAM
15 
CONF_CYC_ADDR_DEC
16 
FRAME_CRIT
17 
PCI_TARGET32_CLK_EN
18 
FRAME_EN_CRIT
19 
PAR_CRIT
20 
FRAME_LOAD_CRIT
21 
PCI_TARGET32_DEVS_CRIT
22 
PERR_CRIT
23 
PCI_DECODER
24 
PERR_EN_CRIT
25 
DECODER
26 
SERR_CRIT
27 
IRDY_OUT_CRIT
28 
PCI_IO_MUX
29 
PCI_IO_MUX_AD_EN_CRIT
30 
PCI_IO_MUX_AD_LOAD_CRIT
31 
SERR_EN_CRIT
32 
MAS_AD_EN_CRIT
33 
MAS_AD_LOAD_CRIT
34 
PCI_TARGET32_STOP_CRIT
35 
synchronizer_flop
36 
MAS_CH_STATE_CRIT
37 
PCI_TARGET32_TRDY_CRIT
38 
TOP
39 
PCI_RST_INT
40 
SYNC_MODULE
41 
WB_TPRAM
42 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.