1 |
16 |
mihad |
-cdslib ../bin/cds.lib
|
2 |
|
|
-hdlvar ../bin/hdl.var
|
3 |
|
|
-logfile ../log/ncvlog_rtl.log
|
4 |
|
|
-update
|
5 |
|
|
-messages
|
6 |
|
|
-INCDIR ../../../rtl/verilog
|
7 |
|
|
../../../rtl/verilog/pci_parity_check.v
|
8 |
|
|
../../../rtl/verilog/pci_target_unit.v
|
9 |
|
|
../../../rtl/verilog/wb_addr_mux.v
|
10 |
|
|
../../../rtl/verilog/cbe_en_crit.v
|
11 |
|
|
../../../rtl/verilog/fifo_control.v
|
12 |
|
|
../../../rtl/verilog/out_reg.v
|
13 |
|
|
../../../rtl/verilog/pci_tpram.v
|
14 |
|
|
../../../rtl/verilog/wb_master.v
|
15 |
|
|
../../../rtl/verilog/conf_cyc_addr_dec.v
|
16 |
|
|
../../../rtl/verilog/frame_crit.v
|
17 |
|
|
../../../rtl/verilog/pci_target32_clk_en.v
|
18 |
|
|
../../../rtl/verilog/pciw_fifo_control.v
|
19 |
|
|
../../../rtl/verilog/wb_slave.v
|
20 |
|
|
../../../rtl/verilog/conf_space.v
|
21 |
|
|
../../../rtl/verilog/frame_en_crit.v
|
22 |
|
|
../../../rtl/verilog/par_crit.v
|
23 |
|
|
../../../rtl/verilog/pciw_pcir_fifos.v
|
24 |
|
|
../../../rtl/verilog/wb_slave_unit.v
|
25 |
|
|
../../../rtl/verilog/frame_load_crit.v
|
26 |
|
|
../../../rtl/verilog/pci_bridge32.v
|
27 |
|
|
../../../rtl/verilog/pci_target32_devs_crit.v
|
28 |
|
|
../../../rtl/verilog/perr_crit.v
|
29 |
|
|
../../../rtl/verilog/wbr_fifo_control.v
|
30 |
|
|
../../../rtl/verilog/cur_out_reg.v
|
31 |
|
|
../../../rtl/verilog/pci_decoder.v
|
32 |
|
|
../../../rtl/verilog/pci_target32_interface.v
|
33 |
|
|
../../../rtl/verilog/perr_en_crit.v
|
34 |
|
|
../../../rtl/verilog/wbw_fifo_control.v
|
35 |
|
|
../../../rtl/verilog/decoder.v
|
36 |
|
|
../../../rtl/verilog/pci_in_reg.v
|
37 |
|
|
../../../rtl/verilog/serr_crit.v
|
38 |
|
|
../../../rtl/verilog/wbw_wbr_fifos.v
|
39 |
|
|
../../../rtl/verilog/delayed_sync.v
|
40 |
|
|
../../../rtl/verilog/irdy_out_crit.v
|
41 |
|
|
../../../rtl/verilog/pci_io_mux.v
|
42 |
|
|
../../../rtl/verilog/pci_io_mux_ad_en_crit.v
|
43 |
|
|
../../../rtl/verilog/pci_io_mux_ad_load_crit.v
|
44 |
|
|
../../../rtl/verilog/pci_target32_sm.v
|
45 |
|
|
../../../rtl/verilog/serr_en_crit.v
|
46 |
|
|
../../../rtl/verilog/delayed_write_reg.v
|
47 |
|
|
../../../rtl/verilog/mas_ad_en_crit.v
|
48 |
|
|
../../../rtl/verilog/mas_ad_load_crit.v
|
49 |
|
|
../../../rtl/verilog/pci_master32_sm.v
|
50 |
|
|
../../../rtl/verilog/pci_target32_stop_crit.v
|
51 |
|
|
../../../rtl/verilog/synchronizer_flop.v
|
52 |
|
|
../../../rtl/verilog/async_reset_flop.v
|
53 |
|
|
../../../rtl/verilog/mas_ch_state_crit.v
|
54 |
|
|
../../../rtl/verilog/pci_master32_sm_if.v
|
55 |
|
|
../../../rtl/verilog/pci_target32_trdy_crit.v
|
56 |
|
|
../../../rtl/verilog/top.v
|
57 |
|
|
../../../rtl/verilog/pci_rst_int.v
|
58 |
|
|
../../../rtl/verilog/sync_module.v
|
59 |
|
|
../../../rtl/verilog/wb_tpram.v
|