OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_13/] [sim/] [rtl_sim/] [run/] [ncelab.args] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 mihad
//
2
// ncelab.args: Arguments passed to the NC-Verilog elaborator.
3 132 mihad
// Created by ncprep on Fri Dec 19 08:07:37 2003
4 17 mihad
 
5
// Turn on informative messages.
6
-MESSAGES
7
// -NOCOPYRIGHT
8
 
9
// Uncomment the following line to generate a named log file
10
// -LOGFILE ncelab.log
11
 
12
// Top level module(s)
13 132 mihad
pci_bridge32
14 17 mihad
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.