1 |
18 |
mihad |
/* PCI input delay constraints definition*/
|
2 |
|
|
if ( PCI_CLK_PERIOD == 15 ){
|
3 |
|
|
|
4 |
|
|
/* 3ns setup time constraint */
|
5 |
|
|
set_input_delay -max 12 -clock PCI_CLK {AD}
|
6 |
|
|
set_input_delay -max 12 -clock PCI_CLK {CBE}
|
7 |
|
|
set_input_delay -max 12 -clock PCI_CLK {FRAME}
|
8 |
|
|
set_input_delay -max 12 -clock PCI_CLK {IRDY}
|
9 |
|
|
set_input_delay -max 12 -clock PCI_CLK {IDSEL}
|
10 |
|
|
set_input_delay -max 12 -clock PCI_CLK {DEVSEL}
|
11 |
|
|
set_input_delay -max 12 -clock PCI_CLK {TRDY}
|
12 |
|
|
set_input_delay -max 12 -clock PCI_CLK {STOP}
|
13 |
|
|
set_input_delay -max 12 -clock PCI_CLK {PAR}
|
14 |
|
|
set_input_delay -max 12 -clock PCI_CLK {PERR}
|
15 |
|
|
|
16 |
|
|
/* 0ns hold time constraints */
|
17 |
|
|
set_input_delay -min 0 -clock PCI_CLK {AD}
|
18 |
|
|
set_input_delay -min 0 -clock PCI_CLK {CBE}
|
19 |
|
|
set_input_delay -min 0 -clock PCI_CLK {FRAME}
|
20 |
|
|
set_input_delay -min 0 -clock PCI_CLK {IRDY}
|
21 |
|
|
set_input_delay -min 0 -clock PCI_CLK {IDSEL}
|
22 |
|
|
set_input_delay -min 0 -clock PCI_CLK {DEVSEL}
|
23 |
|
|
set_input_delay -min 0 -clock PCI_CLK {TRDY}
|
24 |
|
|
set_input_delay -min 0 -clock PCI_CLK {STOP}
|
25 |
|
|
set_input_delay -min 0 -clock PCI_CLK {PAR}
|
26 |
|
|
set_input_delay -min 0 -clock PCI_CLK {PERR}
|
27 |
|
|
|
28 |
|
|
/* GNT has 5ns constraint */
|
29 |
|
|
set_input_delay -max 10 -clock PCI_CLK {GNT}
|
30 |
|
|
set_input_delay -min 0 -clock PCI_CLK {GNT}
|
31 |
|
|
|
32 |
|
|
/* 6ns output delay constraints */
|
33 |
|
|
set_output_delay -max 9 -clock PCI_CLK {AD}
|
34 |
|
|
set_output_delay -max 9 -clock PCI_CLK {CBE}
|
35 |
|
|
set_output_delay -max 9 -clock PCI_CLK {FRAME}
|
36 |
|
|
set_output_delay -max 9 -clock PCI_CLK {IRDY}
|
37 |
|
|
set_output_delay -max 9 -clock PCI_CLK {DEVSEL}
|
38 |
|
|
set_output_delay -max 9 -clock PCI_CLK {TRDY}
|
39 |
|
|
set_output_delay -max 9 -clock PCI_CLK {STOP}
|
40 |
|
|
set_output_delay -max 9 -clock PCI_CLK {PAR}
|
41 |
|
|
set_output_delay -max 9 -clock PCI_CLK {PERR}
|
42 |
|
|
set_output_delay -max 9 -clock PCI_CLK {SERR}
|
43 |
|
|
set_output_delay -max 9 -clock PCI_CLK {REQ}
|
44 |
|
|
|
45 |
|
|
}else if ( PCI_CLK_PERIOD == 30 ){
|
46 |
|
|
|
47 |
|
|
/* 7ns setup time constraint */
|
48 |
|
|
set_input_delay -max 23 -clock PCI_CLK {AD}
|
49 |
|
|
set_input_delay -max 23 -clock PCI_CLK {CBE}
|
50 |
|
|
set_input_delay -max 23 -clock PCI_CLK {FRAME}
|
51 |
|
|
set_input_delay -max 23 -clock PCI_CLK {IRDY}
|
52 |
|
|
set_input_delay -max 23 -clock PCI_CLK {IDSEL}
|
53 |
|
|
set_input_delay -max 23 -clock PCI_CLK {DEVSEL}
|
54 |
|
|
set_input_delay -max 23 -clock PCI_CLK {TRDY}
|
55 |
|
|
set_input_delay -max 23 -clock PCI_CLK {STOP}
|
56 |
|
|
set_input_delay -max 23 -clock PCI_CLK {PAR}
|
57 |
|
|
set_input_delay -max 23 -clock PCI_CLK {PERR}
|
58 |
|
|
|
59 |
|
|
/* 0ns hold time constraints */
|
60 |
|
|
set_input_delay -min 0 -clock PCI_CLK {AD}
|
61 |
|
|
set_input_delay -min 0 -clock PCI_CLK {CBE}
|
62 |
|
|
set_input_delay -min 0 -clock PCI_CLK {FRAME}
|
63 |
|
|
set_input_delay -min 0 -clock PCI_CLK {IRDY}
|
64 |
|
|
set_input_delay -min 0 -clock PCI_CLK {IDSEL}
|
65 |
|
|
set_input_delay -min 0 -clock PCI_CLK {DEVSEL}
|
66 |
|
|
set_input_delay -min 0 -clock PCI_CLK {TRDY}
|
67 |
|
|
set_input_delay -min 0 -clock PCI_CLK {STOP}
|
68 |
|
|
set_input_delay -min 0 -clock PCI_CLK {PAR}
|
69 |
|
|
set_input_delay -min 0 -clock PCI_CLK {PERR}
|
70 |
|
|
|
71 |
|
|
/* GNT has 10ns constraint */
|
72 |
|
|
set_input_delay -max 20 -clock PCI_CLK {GNT}
|
73 |
|
|
set_input_delay -min 0 -clock PCI_CLK {GNT}
|
74 |
|
|
|
75 |
|
|
/* 11ns output delay constraints */
|
76 |
|
|
set_output_delay -max 19 -clock PCI_CLK {AD}
|
77 |
|
|
set_output_delay -max 19 -clock PCI_CLK {CBE}
|
78 |
|
|
set_output_delay -max 19 -clock PCI_CLK {FRAME}
|
79 |
|
|
set_output_delay -max 19 -clock PCI_CLK {IRDY}
|
80 |
|
|
set_output_delay -max 19 -clock PCI_CLK {DEVSEL}
|
81 |
|
|
set_output_delay -max 19 -clock PCI_CLK {TRDY}
|
82 |
|
|
set_output_delay -max 19 -clock PCI_CLK {STOP}
|
83 |
|
|
set_output_delay -max 19 -clock PCI_CLK {PAR}
|
84 |
|
|
set_output_delay -max 19 -clock PCI_CLK {PERR}
|
85 |
|
|
set_output_delay -max 19 -clock PCI_CLK {SERR}
|
86 |
|
|
|
87 |
|
|
/* REQ has 12ns output delay constraint */
|
88 |
|
|
set_output_delay -max 12 -clock PCI_CLK {REQ}
|
89 |
|
|
|
90 |
|
|
}else{
|
91 |
|
|
echo "Error: Unsupported PCI clock period specified!"
|
92 |
|
|
exit
|
93 |
|
|
}
|
94 |
|
|
|
95 |
|
|
set_false_path -from PCI_CLK -to WB_CLK
|
96 |
|
|
set_false_path -from WB_CLK -to PCI_CLK
|
97 |
|
|
set_false_path -from {bridge/configuration/*} -to {SDAT_O}
|
98 |
|
|
|