OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [bus_commands.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mihad
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  File name "bus_commands.v"                                  ////
4
////                                                              ////
5
////  This file is part of the "PCI bridge" project               ////
6
////  http://www.opencores.org/cores/pci/                         ////
7
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Miha Dolenc (mihad@opencores.org)                     ////
10
////                                                              ////
11
////  All additional information is avaliable in the README.pdf   ////
12
////  file.                                                       ////
13
////                                                              ////
14
////                                                              ////
15
//////////////////////////////////////////////////////////////////////
16
////                                                              ////
17
//// Copyright (C) 2001 Miha Dolenc, mihad@opencores.org          ////
18
////                                                              ////
19
//// This source file may be used and distributed without         ////
20
//// restriction provided that this copyright statement is not    ////
21
//// removed from the file and that any derivative work contains  ////
22
//// the original copyright notice and the associated disclaimer. ////
23
////                                                              ////
24
//// This source file is free software; you can redistribute it   ////
25
//// and/or modify it under the terms of the GNU Lesser General   ////
26
//// Public License as published by the Free Software Foundation; ////
27
//// either version 2.1 of the License, or (at your option) any   ////
28
//// later version.                                               ////
29
////                                                              ////
30
//// This source is distributed in the hope that it will be       ////
31
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
32
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
33
//// PURPOSE.  See the GNU Lesser General Public License for more ////
34
//// details.                                                     ////
35
////                                                              ////
36
//// You should have received a copy of the GNU Lesser General    ////
37
//// Public License along with this source; if not, download it   ////
38
//// from http://www.opencores.org/lgpl.shtml                     ////
39
////                                                              ////
40
//////////////////////////////////////////////////////////////////////
41
//
42
// CVS Revision History
43
//
44
// $Log: not supported by cvs2svn $
45
// Revision 1.1  2001/08/06 18:12:43  mihad
46
// Pocasi delamo kompletno zadevo
47
//
48
//
49
 
50
// definitions of PCI bus commands
51
`define BC_IACK             4'h0  //used
52
`define BC_SPECIAL          4'h1  //not used
53
`define BC_IO_READ          4'h2  //used
54
`define BC_IO_WRITE         4'h3  //used
55
`define BC_RESERVED0        4'h4  //not used
56
`define BC_RESERVED1        4'h5  //not used
57
`define BC_MEM_READ         4'h6  //used
58
`define BC_MEM_WRITE        4'h7  //used
59
`define BC_RESERVED2        4'h8  //not used
60
`define BC_RESERVED3        4'h9  //not used
61
`define BC_CONF_READ        4'hA  //used
62
`define BC_CONF_WRITE       4'hB  //used
63
`define BC_MEM_READ_MUL     4'hC  //used
64
`define BC_DUAL_ADDR_CYC    4'hD  //not used
65
`define BC_MEM_READ_LN      4'hE  //used
66
`define BC_MEM_WRITE_INVAL  4'hF  //not used
67
 
68
// common bits for configuration cycle commands
69
`define BC_CONF_RW 3'b101

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.