OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_7/] [rtl/] [verilog/] [pci_user_constants.v] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 mihad
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  File name "pci_user_constants.v"                            ////
4
////                                                              ////
5
////  This file is part of the "PCI bridge" project               ////
6
////  http://www.opencores.org/cores/pci/                         ////
7
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Miha Dolenc (mihad@opencores.org)                     ////
10
////      - Tadej Markovic (tadej@opencores.org)                  ////
11
////                                                              ////
12
//////////////////////////////////////////////////////////////////////
13
////                                                              ////
14
//// Copyright (C) 2000 Miha Dolenc, mihad@opencores.org          ////
15
////                                                              ////
16
//// This source file may be used and distributed without         ////
17
//// restriction provided that this copyright statement is not    ////
18
//// removed from the file and that any derivative work contains  ////
19
//// the original copyright notice and the associated disclaimer. ////
20
////                                                              ////
21
//// This source file is free software; you can redistribute it   ////
22
//// and/or modify it under the terms of the GNU Lesser General   ////
23
//// Public License as published by the Free Software Foundation; ////
24
//// either version 2.1 of the License, or (at your option) any   ////
25
//// later version.                                               ////
26
////                                                              ////
27
//// This source is distributed in the hope that it will be       ////
28
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
29
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
30
//// PURPOSE.  See the GNU Lesser General Public License for more ////
31
//// details.                                                     ////
32
////                                                              ////
33
//// You should have received a copy of the GNU Lesser General    ////
34
//// Public License along with this source; if not, download it   ////
35
//// from http://www.opencores.org/lgpl.shtml                     ////
36
////                                                              ////
37
//////////////////////////////////////////////////////////////////////
38
//
39
// CVS Revision History
40
//
41
// $Log: not supported by cvs2svn $
42 106 mihad
// Revision 1.8  2003/03/14 15:31:57  mihad
43
// Entered the option to disable no response counter in wb master.
44
//
45 86 mihad
// Revision 1.7  2003/01/27 17:05:50  mihad
46
// Updated.
47
//
48 79 mihad
// Revision 1.6  2003/01/27 16:51:19  mihad
49
// Old files with wrong names removed.
50
//
51 78 mihad
// Revision 1.5  2003/01/21 16:06:56  mihad
52
// Bug fixes, testcases added.
53
//
54 73 mihad
// Revision 1.4  2002/09/30 17:22:45  mihad
55
// Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!
56
//
57 60 mihad
// Revision 1.3  2002/08/13 11:03:53  mihad
58
// Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image
59
//
60 45 mihad
// Revision 1.2  2002/03/05 11:53:47  mihad
61
// Added some testcases, removed un-needed fifo signals
62
//
63 33 mihad
// Revision 1.1  2002/02/01 14:43:31  mihad
64
// *** empty log message ***
65 18 mihad
//
66 33 mihad
//
67 18 mihad
 
68
// Fifo implementation defines:
69
// If FPGA and XILINX are defined, Xilinx's BlockSelectRAM+ is instantiated for Fifo storage.
70
// 16 bit width is used, so 8 bits of address ( 256 ) locations are available. If RAM_DONT_SHARE is not defined (commented out),
71
// then one block RAM is shared between two FIFOs. That means each Fifo can have a maximum address length of 7 - depth of 128 and only 6 block rams are used
72
// If RAM_DONT_SHARE is defined ( not commented out ), then 12 block RAMs are used and each Fifo can have a maximum address length of 8 ( 256 locations )
73
// If FPGA is not defined, then ASIC RAMs are used. Currently there is only one version of ARTISAN RAM supported. User should generate synchronous RAM with
74
// width of 40 and instantiate it in pci_tpram.v. If RAM_DONT_SHARE is defined, then these can be dual port rams ( write port
75
// in one clock domain, read in other ), otherwise it must be two port RAM ( read and write ports in both clock domains ).
76
// If RAM_DONT_SHARE is defined, then all RAM address lengths must be specified accordingly, otherwise there are two relevant lengths - PCI_FIFO_RAM_ADDR_LENGTH and
77
// WB_FIFO_RAM_ADDR_LENGTH.
78
 
79 78 mihad
`define WBW_ADDR_LENGTH 3
80
`define WBR_ADDR_LENGTH 5
81 33 mihad
`define PCIW_ADDR_LENGTH 3
82 18 mihad
`define PCIR_ADDR_LENGTH 3
83
 
84 78 mihad
`define FPGA
85
`define XILINX
86 18 mihad
 
87
//`define WB_RAM_DONT_SHARE
88 78 mihad
`define PCI_RAM_DONT_SHARE
89 18 mihad
 
90
`ifdef FPGA
91
    `ifdef XILINX
92 78 mihad
        `define PCI_FIFO_RAM_ADDR_LENGTH 4      // PCI target unit fifo storage definition
93 18 mihad
        `define WB_FIFO_RAM_ADDR_LENGTH 8       // WB slave unit fifo storage definition
94 78 mihad
        //`define PCI_XILINX_RAMB4
95 18 mihad
        `define WB_XILINX_RAMB4
96 78 mihad
        `define PCI_XILINX_DIST_RAM
97 18 mihad
        //`define WB_XILINX_DIST_RAM
98
    `endif
99
`else
100 33 mihad
    `define PCI_FIFO_RAM_ADDR_LENGTH 4      // PCI target unit fifo storage definition when RAM sharing is used ( both pcir and pciw fifo use same instance of RAM )
101
    `define WB_FIFO_RAM_ADDR_LENGTH 7       // WB slave unit fifo storage definition when RAM sharing is used ( both wbr and wbw fifo use same instance of RAM )
102
//    `define WB_ARTISAN_SDP
103
//    `define PCI_ARTISAN_SDP
104 60 mihad
//    `define PCI_VS_STP
105
//    `define WB_VS_STP
106 18 mihad
`endif
107
 
108
// these two defines allow user to select active high or low output enables on PCI bus signals, depending on
109
// output buffers instantiated. Xilinx FPGAs use active low output enables.
110
`define ACTIVE_LOW_OE
111
//`define ACTIVE_HIGH_OE
112
 
113
// HOST/GUEST implementation selection - see design document and specification for description of each implementation
114
// only one can be defined at same time
115 79 mihad
//`define HOST
116 45 mihad
`define GUEST
117 18 mihad
 
118
// if NO_CNF_IMAGE is commented out, then READ-ONLY access to configuration space is ENABLED:
119
// - ENABLED Read-Only access from WISHBONE for GUEST bridges
120
// - ENABLED Read-Only access from PCI for HOST bridges
121
// with defining NO_CNF_IMAGE, one decoder and one multiplexer are saved
122
`define NO_CNF_IMAGE
123
 
124
// number defined here specifies how many MS bits in PCI address are compared with base address, to decode
125
// accesses. Maximum number allows for minimum image size ( number = 20, image size = 4KB ), minimum number
126
// allows for maximum image size ( number = 1, image size = 2GB ). If you intend on using different sizes of PCI images,
127
// you have to define a number of minimum sized image and enlarge others by specifying different address mask.
128
// smaller the number here, faster the decoder operation
129 78 mihad
`define PCI_NUM_OF_DEC_ADDR_LINES 12
130 18 mihad
 
131
// no. of PCI Target IMAGES
132
// - PCI provides 6 base address registers for image implementation.
133
// PCI_IMAGE1 definition is not required and has no effect, since PCI image 1 is always implemented
134
// If GUEST is defined, PCI Image 0 is also always implemented and is used for configuration space
135
// access.
136
// If HOST is defined and NO_CNF_IMAGE is not, then PCI Image 0 is used for Read Only access to configuration
137
// space. If HOST is defined and NO_CNF_IMAGE is defined, then user can define PCI_IMAGE0 as normal image, and there
138
// is no access to Configuration space possible from PCI bus.
139
// Implementation of all other PCI images is selected by defining PCI_IMAGE2 through PCI_IMAGE5 regardles of HOST
140
// or GUEST implementation.
141
`ifdef HOST
142
    `ifdef NO_CNF_IMAGE
143
        `define PCI_IMAGE0
144
    `endif
145
`endif
146
 
147 78 mihad
//`define PCI_IMAGE2
148
//`define PCI_IMAGE3
149
//`define PCI_IMAGE4
150
//`define PCI_IMAGE5
151 18 mihad
 
152
// initial value for PCI image address masks. Address masks can be defined in enabled state,
153
// to allow device independent software to detect size of image and map base addresses to
154
// memory space. If initial mask for an image is defined as 0, then device independent software
155
// won't detect base address implemented and device dependent software will have to configure
156
// address masks as well as base addresses!
157 78 mihad
`define PCI_AM0 20'hffff_f
158
`define PCI_AM1 20'hffff_f
159 45 mihad
`define PCI_AM2 20'hffff_8
160
`define PCI_AM3 20'hffff_0
161
`define PCI_AM4 20'hfffe_0
162
`define PCI_AM5 20'h0000_0
163 18 mihad
 
164
// initial value for PCI image maping to MEMORY or IO spaces.  If initial define is set to 0,
165
// then IMAGE with that base address points to MEMORY space, othervise it points ti IO space. D
166
// Device independent software sets the base addresses acording to MEMORY or IO maping!
167
`define PCI_BA0_MEM_IO 1'b0 // considered only when PCI_IMAGE0 is used as general PCI-WB image!
168 78 mihad
`define PCI_BA1_MEM_IO 1'b0
169 18 mihad
`define PCI_BA2_MEM_IO 1'b0
170 45 mihad
`define PCI_BA3_MEM_IO 1'b1
171 18 mihad
`define PCI_BA4_MEM_IO 1'b0
172 45 mihad
`define PCI_BA5_MEM_IO 1'b1
173 18 mihad
 
174
// number defined here specifies how many MS bits in WB address are compared with base address, to decode
175
// accesses. Maximum number allows for minimum image size ( number = 20, image size = 4KB ), minimum number
176
// allows for maximum image size ( number = 1, image size = 2GB ). If you intend on using different sizes of WB images,
177
// you have to define a number of minimum sized image and enlarge others by specifying different address mask.
178
// smaller the number here, faster the decoder operation
179 78 mihad
`define WB_NUM_OF_DEC_ADDR_LINES 3
180 18 mihad
 
181
// no. of WISHBONE Slave IMAGES
182
// WB image 0 is always used for access to configuration space. In case configuration space access is not implemented,
183
// ( both GUEST and NO_CNF_IMAGE defined ), then WB image 0 is not implemented. User doesn't need to define image 0.
184
// WB Image 1 is always implemented and user doesnt need to specify its definition
185
// WB images' 2 through 5 implementation by defining each one.
186
//`define WB_IMAGE2
187 78 mihad
//`define WB_IMAGE3
188
//`define WB_IMAGE4
189 18 mihad
//`define WB_IMAGE5
190
 
191
// If this define is commented out, then address translation will not be implemented.
192
// addresses will pass through bridge unchanged, regardles of address translation enable bits.
193
// Address translation also slows down the decoding
194
//`define ADDR_TRAN_IMPL
195
 
196
// decode speed for WISHBONE definition - initial cycle on WISHBONE bus will take 1 WS for FAST, 2 WSs for MEDIUM and 3 WSs for slow.
197
// slower decode speed can be used, to provide enough time for address to be decoded.
198 78 mihad
`define WB_DECODE_FAST
199
//`define WB_DECODE_MEDIUM
200 18 mihad
//`define WB_DECODE_SLOW
201
 
202
// Base address for Configuration space access from WB bus. This value cannot be changed during runtime
203 45 mihad
`define WB_CONFIGURATION_BASE 20'hF300_0
204 18 mihad
 
205
// Turn registered WISHBONE slave outputs on or off
206
// all outputs from WB Slave state machine are registered, if this is defined - WB bus outputs as well as
207
// outputs to internals of the core.
208 33 mihad
//`define REGISTER_WBS_OUTPUTS
209 18 mihad
 
210
/*-----------------------------------------------------------------------------------------------------------
211
Core speed definition - used for simulation and 66MHz Capable bit value in status register indicating 66MHz
212
capable device
213
-----------------------------------------------------------------------------------------------------------*/
214
`define PCI33
215
//`define PCI66
216
 
217
/*-----------------------------------------------------------------------------------------------------------
218
[000h-00Ch] First 4 DWORDs (32-bit) of PCI configuration header - the same regardless of the HEADER type !
219
        Vendor_ID is an ID for a specific vendor defined by PCI_SIG - 2321h does not belong to anyone (e.g.
220
        Xilinx's Vendor_ID is 10EEh and Altera's Vendor_ID is 1172h). Device_ID and Revision_ID should be used
221
        together by application.
222
-----------------------------------------------------------------------------------------------------------*/
223 73 mihad
`define HEADER_VENDOR_ID    16'h1895
224 18 mihad
`define HEADER_DEVICE_ID    16'h0001
225
`define HEADER_REVISION_ID  8'h01
226
 
227
// Turn registered WISHBONE master outputs on or off
228
// all outputs from WB Master state machine are registered, if this is defined - WB bus outputs as well as
229
// outputs to internals of the core.
230 33 mihad
`define REGISTER_WBM_OUTPUTS
231 18 mihad
 
232
// MAX Retry counter value for WISHBONE Master state-machine
233
//      This value is 8-bit because of 8-bit retry counter !!!
234
`define WB_RTY_CNT_MAX                  8'hff
235 86 mihad
 
236
// define the macro below to disable internal retry generation in the wishbone master interface
237
// used when wb master accesses extremly slow devices.
238
`define PCI_WBM_NO_RESPONSE_CNT_DISABLE
239 106 mihad
 
240
//`define PCI_WB_REV_B3
241
//`define PCI_WBS_B3_RTY_DISABLE
242
 
243
//`define PCI_WBS_ALLOW_NON_ALLIGNED_CONFIG_ACCESS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.