1 |
59 |
mihad |
# Synplicity, Inc. constraint file
|
2 |
|
|
# /shared/projects/pci/mihad/pci/apps/crt/syn/synplify/pci_crt.sdc
|
3 |
96 |
mihad |
# Written on Mon Mar 10 13:33:22 2003
|
4 |
|
|
# by Synplify Pro, 7.2 Scope Editor
|
5 |
59 |
mihad |
|
6 |
|
|
#
|
7 |
|
|
# Clocks
|
8 |
|
|
#
|
9 |
|
|
define_clock -name {CLK} -period 30.000 -clockgroup pci_clkgrp
|
10 |
|
|
define_clock -name {CRT_CLK} -period 44.000 -clockgroup crt_clkgrp
|
11 |
|
|
|
12 |
|
|
#
|
13 |
|
|
# Inputs/Outputs
|
14 |
|
|
#
|
15 |
|
|
define_input_delay {DEVSEL} 23.00 -ref CLK:r
|
16 |
|
|
define_input_delay {TRDY} 23.00 -ref CLK:r
|
17 |
|
|
define_input_delay {STOP} 23.00 -ref CLK:r
|
18 |
|
|
define_input_delay {IDSEL} 23.00 -ref CLK:r
|
19 |
|
|
define_input_delay {FRAME} 23.00 -ref CLK:r
|
20 |
|
|
define_input_delay {IRDY} 23.00 -ref CLK:r
|
21 |
|
|
define_input_delay {GNT} 20.00 -ref CLK:r
|
22 |
|
|
define_input_delay {PAR} 23.00 -ref CLK:r
|
23 |
|
|
define_input_delay {PERR} 23.00 -ref CLK:r
|
24 |
|
|
define_input_delay {AD0} 23.00 -ref CLK:r
|
25 |
|
|
define_input_delay {AD1} 23.00 -ref CLK:r
|
26 |
|
|
define_input_delay {AD2} 23.00 -ref CLK:r
|
27 |
|
|
define_input_delay {AD3} 23.00 -ref CLK:r
|
28 |
|
|
define_input_delay {AD4} 23.00 -ref CLK:r
|
29 |
|
|
define_input_delay {AD5} 23.00 -ref CLK:r
|
30 |
|
|
define_input_delay {AD6} 23.00 -ref CLK:r
|
31 |
|
|
define_input_delay {AD7} 23.00 -ref CLK:r
|
32 |
|
|
define_input_delay {AD8} 23.00 -ref CLK:r
|
33 |
|
|
define_input_delay {AD9} 23.00 -ref CLK:r
|
34 |
|
|
define_input_delay {AD10} 23.00 -ref CLK:r
|
35 |
|
|
define_input_delay {AD11} 23.00 -ref CLK:r
|
36 |
|
|
define_input_delay {AD12} 23.00 -ref CLK:r
|
37 |
|
|
define_input_delay {AD13} 23.00 -ref CLK:r
|
38 |
|
|
define_input_delay {AD14} 23.00 -ref CLK:r
|
39 |
|
|
define_input_delay {AD15} 23.00 -ref CLK:r
|
40 |
|
|
define_input_delay {AD16} 23.00 -ref CLK:r
|
41 |
|
|
define_input_delay {AD17} 23.00 -ref CLK:r
|
42 |
|
|
define_input_delay {AD18} 23.00 -ref CLK:r
|
43 |
|
|
define_input_delay {AD19} 23.00 -ref CLK:r
|
44 |
|
|
define_input_delay {AD20} 23.00 -ref CLK:r
|
45 |
|
|
define_input_delay {AD21} 23.00 -ref CLK:r
|
46 |
|
|
define_input_delay {AD22} 23.00 -ref CLK:r
|
47 |
|
|
define_input_delay {AD23} 23.00 -ref CLK:r
|
48 |
|
|
define_input_delay {AD24} 23.00 -ref CLK:r
|
49 |
|
|
define_input_delay {AD25} 23.00 -ref CLK:r
|
50 |
|
|
define_input_delay {AD26} 23.00 -ref CLK:r
|
51 |
|
|
define_input_delay {AD27} 23.00 -ref CLK:r
|
52 |
|
|
define_input_delay {AD28} 23.00 -ref CLK:r
|
53 |
|
|
define_input_delay {AD29} 23.00 -ref CLK:r
|
54 |
|
|
define_input_delay {AD30} 23.00 -ref CLK:r
|
55 |
|
|
define_input_delay {AD31} 23.00 -ref CLK:r
|
56 |
|
|
define_input_delay {CBE0} 23.00 -ref CLK:r
|
57 |
|
|
define_input_delay {CBE1} 23.00 -ref CLK:r
|
58 |
|
|
define_input_delay {CBE2} 23.00 -ref CLK:r
|
59 |
|
|
define_input_delay {CBE3} 23.00 -ref CLK:r
|
60 |
|
|
define_output_delay {AD0} 19.00 -ref CLK:r
|
61 |
|
|
define_output_delay {AD1} 19.00 -ref CLK:r
|
62 |
|
|
define_output_delay {AD2} 19.00 -ref CLK:r
|
63 |
|
|
define_output_delay {AD3} 19.00 -ref CLK:r
|
64 |
|
|
define_output_delay {AD4} 19.00 -ref CLK:r
|
65 |
|
|
define_output_delay {AD5} 19.00 -ref CLK:r
|
66 |
|
|
define_output_delay {AD6} 19.00 -ref CLK:r
|
67 |
|
|
define_output_delay {AD7} 19.00 -ref CLK:r
|
68 |
|
|
define_output_delay {AD8} 19.00 -ref CLK:r
|
69 |
|
|
define_output_delay {AD9} 19.00 -ref CLK:r
|
70 |
|
|
define_output_delay {AD10} 19.00 -ref CLK:r
|
71 |
|
|
define_output_delay {AD11} 19.00 -ref CLK:r
|
72 |
|
|
define_output_delay {AD12} 19.00 -ref CLK:r
|
73 |
|
|
define_output_delay {AD13} 19.00 -ref CLK:r
|
74 |
|
|
define_output_delay {AD14} 19.00 -ref CLK:r
|
75 |
|
|
define_output_delay {AD15} 19.00 -ref CLK:r
|
76 |
|
|
define_output_delay {AD16} 19.00 -ref CLK:r
|
77 |
|
|
define_output_delay {AD17} 19.00 -ref CLK:r
|
78 |
|
|
define_output_delay {AD18} 19.00 -ref CLK:r
|
79 |
|
|
define_output_delay {AD19} 19.00 -ref CLK:r
|
80 |
|
|
define_output_delay {AD20} 19.00 -ref CLK:r
|
81 |
|
|
define_output_delay {AD21} 19.00 -ref CLK:r
|
82 |
|
|
define_output_delay {AD22} 19.00 -ref CLK:r
|
83 |
|
|
define_output_delay {AD23} 19.00 -ref CLK:r
|
84 |
|
|
define_output_delay {AD24} 19.00 -ref CLK:r
|
85 |
|
|
define_output_delay {AD25} 19.00 -ref CLK:r
|
86 |
|
|
define_output_delay {AD26} 19.00 -ref CLK:r
|
87 |
|
|
define_output_delay {AD27} 19.00 -ref CLK:r
|
88 |
|
|
define_output_delay {AD28} 19.00 -ref CLK:r
|
89 |
|
|
define_output_delay {AD29} 19.00 -ref CLK:r
|
90 |
|
|
define_output_delay {AD30} 19.00 -ref CLK:r
|
91 |
|
|
define_output_delay {AD31} 19.00 -ref CLK:r
|
92 |
|
|
define_output_delay {CBE0} 19.00 -ref CLK:r
|
93 |
|
|
define_output_delay {CBE1} 19.00 -ref CLK:r
|
94 |
|
|
define_output_delay {CBE2} 19.00 -ref CLK:r
|
95 |
|
|
define_output_delay {CBE3} 19.00 -ref CLK:r
|
96 |
|
|
define_output_delay {DEVSEL} 19.00 -ref CLK:r
|
97 |
|
|
define_output_delay {TRDY} 19.00 -ref CLK:r
|
98 |
|
|
define_output_delay {STOP} 19.00 -ref CLK:r
|
99 |
|
|
define_output_delay {FRAME} 19.00 -ref CLK:r
|
100 |
|
|
define_output_delay {IRDY} 19.00 -ref CLK:r
|
101 |
|
|
define_output_delay {REQ} 18.00 -ref CLK:r
|
102 |
|
|
define_output_delay {PAR} 19.00 -ref CLK:r
|
103 |
|
|
define_output_delay {PERR} 19.00 -ref CLK:r
|
104 |
|
|
define_output_delay {SERR} 19.00 -ref CLK:r
|
105 |
|
|
define_input_delay -default 10.00 -ref CRT_CLK:r
|
106 |
|
|
define_output_delay -default 10.00 -ref CRT_CLK:r
|
107 |
|
|
|
108 |
|
|
#
|
109 |
|
|
# Registers
|
110 |
|
|
#
|
111 |
96 |
mihad |
define_reg_output_delay {*sync_data_out*} -route 20.00
|
112 |
|
|
define_reg_output_delay {*meta_q_o*} -route 20.00
|
113 |
59 |
mihad |
|
114 |
|
|
#
|
115 |
|
|
# Multicycle Path
|
116 |
|
|
#
|
117 |
|
|
|
118 |
|
|
#
|
119 |
|
|
# False Path
|
120 |
|
|
#
|
121 |
|
|
|
122 |
|
|
#
|
123 |
|
|
# Attributes
|
124 |
|
|
#
|
125 |
|
|
define_attribute {CLK} xc_loc {P185}
|
126 |
|
|
define_attribute {INTA} xc_loc {P195}
|
127 |
|
|
define_attribute {RST} xc_loc {P199}
|
128 |
|
|
define_attribute {GNT} xc_loc {P200}
|
129 |
|
|
define_attribute {REQ} xc_loc {P201}
|
130 |
|
|
define_attribute {AD31} xc_loc {P203}
|
131 |
|
|
define_attribute {AD30} xc_loc {P204}
|
132 |
|
|
define_attribute {AD29} xc_loc {P205}
|
133 |
|
|
define_attribute {AD28} xc_loc {P206}
|
134 |
|
|
define_attribute {AD27} xc_loc {P3}
|
135 |
|
|
define_attribute {AD26} xc_loc {P4}
|
136 |
|
|
define_attribute {AD25} xc_loc {P5}
|
137 |
|
|
define_attribute {AD24} xc_loc {P6}
|
138 |
|
|
define_attribute {CBE3} xc_loc {P8}
|
139 |
|
|
define_attribute {IDSEL} xc_loc {P9}
|
140 |
|
|
define_attribute {AD23} xc_loc {P10}
|
141 |
|
|
define_attribute {AD22} xc_loc {P14}
|
142 |
|
|
define_attribute {AD21} xc_loc {P15}
|
143 |
|
|
define_attribute {AD20} xc_loc {P16}
|
144 |
|
|
define_attribute {AD19} xc_loc {P17}
|
145 |
|
|
define_attribute {AD18} xc_loc {P18}
|
146 |
|
|
define_attribute {AD17} xc_loc {P20}
|
147 |
|
|
define_attribute {AD16} xc_loc {P21}
|
148 |
|
|
define_attribute {CBE2} xc_loc {P22}
|
149 |
|
|
define_attribute {FRAME} xc_loc {P23}
|
150 |
|
|
define_attribute {IRDY} xc_loc {P24}
|
151 |
|
|
define_attribute {TRDY} xc_loc {P27}
|
152 |
|
|
define_attribute {DEVSEL} xc_loc {P29}
|
153 |
|
|
define_attribute {STOP} xc_loc {P30}
|
154 |
|
|
define_attribute {PERR} xc_loc {P31}
|
155 |
|
|
define_attribute {SERR} xc_loc {P33}
|
156 |
|
|
define_attribute {PAR} xc_loc {P34}
|
157 |
|
|
define_attribute {CBE1} xc_loc {P35}
|
158 |
|
|
define_attribute {AD15} xc_loc {P36}
|
159 |
|
|
define_attribute {AD14} xc_loc {P37}
|
160 |
|
|
define_attribute {AD13} xc_loc {P41}
|
161 |
|
|
define_attribute {AD12} xc_loc {P42}
|
162 |
|
|
define_attribute {AD11} xc_loc {P43}
|
163 |
|
|
define_attribute {AD10} xc_loc {P45}
|
164 |
|
|
define_attribute {AD9} xc_loc {P46}
|
165 |
|
|
define_attribute {AD8} xc_loc {P47}
|
166 |
|
|
define_attribute {CBE0} xc_loc {P48}
|
167 |
|
|
define_attribute {AD7} xc_loc {P49}
|
168 |
|
|
define_attribute {AD6} xc_loc {P57}
|
169 |
|
|
define_attribute {AD5} xc_loc {P58}
|
170 |
|
|
define_attribute {AD4} xc_loc {P59}
|
171 |
|
|
define_attribute {AD3} xc_loc {P61}
|
172 |
|
|
define_attribute {AD2} xc_loc {P62}
|
173 |
|
|
define_attribute {AD1} xc_loc {P63}
|
174 |
|
|
define_attribute {AD0} xc_loc {P67}
|
175 |
|
|
define_attribute {CRT_CLK} xc_loc {P182}
|
176 |
|
|
define_attribute {HSYNC} xc_loc {P83}
|
177 |
|
|
define_attribute {VSYNC} xc_loc {P84}
|
178 |
|
|
define_attribute {RGB4} xc_loc {P166}
|
179 |
|
|
define_attribute {RGB5} xc_loc {P167}
|
180 |
|
|
define_attribute {RGB6} xc_loc {P168}
|
181 |
|
|
define_attribute {RGB7} xc_loc {P172}
|
182 |
|
|
define_attribute {RGB8} xc_loc {P173}
|
183 |
|
|
define_attribute {RGB9} xc_loc {P174}
|
184 |
|
|
define_attribute {RGB10} xc_loc {P175}
|
185 |
|
|
define_attribute {RGB11} xc_loc {P176}
|
186 |
|
|
define_attribute {RGB12} xc_loc {P178}
|
187 |
|
|
define_attribute {RGB13} xc_loc {P179}
|
188 |
|
|
define_attribute {RGB14} xc_loc {P180}
|
189 |
|
|
define_attribute {RGB15} xc_loc {P181}
|
190 |
|
|
define_attribute {LED} xc_loc {P202}
|
191 |
|
|
define_global_attribute syn_useioff {1}
|
192 |
77 |
mihad |
define_attribute {v:work.pci_cbe_en_crit} syn_hier {hard}
|
193 |
|
|
define_attribute {v:work.pci_frame_crit} syn_hier {hard}
|
194 |
|
|
define_attribute {v:work.pci_frame_en_crit} syn_hier {hard}
|
195 |
|
|
define_attribute {v:work.pci_frame_load_crit} syn_hier {hard}
|
196 |
|
|
define_attribute {v:work.pci_irdy_out_crit} syn_hier {hard}
|
197 |
96 |
mihad |
define_attribute {v:work.pci_mas_ad_en_crit} syn_hier {hard}
|
198 |
77 |
mihad |
define_attribute {v:work.pci_mas_ad_load_crit} syn_hier {hard}
|
199 |
|
|
define_attribute {v:work.pci_mas_ch_state_crit} syn_hier {hard}
|
200 |
|
|
define_attribute {v:work.pci_par_crit} syn_hier {hard}
|
201 |
|
|
define_attribute {v:work.pci_io_mux_ad_en_crit} syn_hier {hard}
|
202 |
|
|
define_attribute {v:work.pci_io_mux_ad_load_crit} syn_hier {hard}
|
203 |
|
|
define_attribute {v:work.pci_target32_clk_en} syn_hier {hard}
|
204 |
|
|
define_attribute {v:work.pci_target32_devs_crit} syn_hier {hard}
|
205 |
|
|
define_attribute {v:work.pci_target32_stop_crit} syn_hier {hard}
|
206 |
|
|
define_attribute {v:work.pci_target32_trdy_crit} syn_hier {hard}
|
207 |
|
|
define_attribute {v:work.pci_perr_crit} syn_hier {hard}
|
208 |
|
|
define_attribute {v:work.pci_perr_en_crit} syn_hier {hard}
|
209 |
|
|
define_attribute {v:work.pci_serr_crit} syn_hier {hard}
|
210 |
|
|
define_attribute {v:work.pci_serr_en_crit} syn_hier {hard}
|
211 |
59 |
mihad |
|
212 |
|
|
#
|
213 |
96 |
mihad |
# Compile Points
|
214 |
59 |
mihad |
#
|
215 |
|
|
|
216 |
|
|
#
|
217 |
96 |
mihad |
# Other Constraints
|
218 |
59 |
mihad |
#
|