URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [trunk/] [apps/] [crt/] [syn/] [webpack/] [ise-openpci.npl] - Blame information for rev 90

Go to most recent revision | Details | Compare with Previous | View Log


JDF F
// Created by Project Navigator ver 1.0
PROJECT ise-openpci
DESIGN ise-openpci Normal
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s200
DEVICETIME 0
DEVPKG fg456
DEVPKGTIME 1048677217
DEVSPEED -6
DEVSPEEDTIME 1048677217
FLOW XST Verilog
FLOWTIME 0
MODULE ..\apps\crt\rtl\verilog\top.v
MODSTYLE TOP Normal
DEPASSOC TOP pci_crt.ucf SYSTEM
[Normal]
p_xstVeriIncludeDir=xstvlg, spartan2, Schematic.t_synthesize, 1048675664, "..\apps\crt\rtl\verilog ..\rtl\verilog"
p_xstVeriSearchPath=xstvlg, spartan2, Schematic.t_synthesize, 1048676602, "..\apps\crt\rtl\verilog ..\rtl\verilog"
[STRATEGY-LIST]
Normal=True

Line No.	Rev	Author	Line
1	90	tadejm	`JDF F`
2			`// Created by Project Navigator ver 1.0`
3			`PROJECT ise-openpci`
4			`DESIGN ise-openpci Normal`
5			`DEVFAM spartan2`
6			`DEVFAMTIME 0`
7			`DEVICE xc2s200`
8			`DEVICETIME 0`
9			`DEVPKG fg456`
10			`DEVPKGTIME 1048677217`
11			`DEVSPEED -6`
12			`DEVSPEEDTIME 1048677217`
13			`FLOW XST Verilog`
14			`FLOWTIME 0`
15			`MODULE ..\apps\crt\rtl\verilog\top.v`
16			`MODSTYLE TOP Normal`
17			`DEPASSOC TOP pci_crt.ucf SYSTEM`
18			`[Normal]`
19			`p_xstVeriIncludeDir=xstvlg, spartan2, Schematic.t_synthesize, 1048675664, "..\apps\crt\rtl\verilog ..\rtl\verilog"`
20			`p_xstVeriSearchPath=xstvlg, spartan2, Schematic.t_synthesize, 1048676602, "..\apps\crt\rtl\verilog ..\rtl\verilog"`
21			`[STRATEGY-LIST]`
22			`Normal=True`

Browse

Tools

Subversion Repositories pci

[/] [pci/] [trunk/] [apps/] [crt/] [syn/] [webpack/] [ise-openpci.npl] - Blame information for rev 90