| 1 |
18 |
mihad |
/* Set search path for verilog include files */
|
| 2 |
|
|
search_path = search_path + { RTL_PATH } + { GATE_PATH }
|
| 3 |
|
|
|
| 4 |
|
|
/* Read verilog files of the PCI IP core */
|
| 5 |
|
|
if (TOPLEVEL == "TOP") {
|
| 6 |
|
|
read -f verilog pci_bridge32.v
|
| 7 |
|
|
read -f verilog mas_load_next_crit.v
|
| 8 |
|
|
read -f verilog pci_parity_check.v
|
| 9 |
|
|
read -f verilog pci_target_unit.v
|
| 10 |
|
|
read -f verilog wb_addr_mux.v
|
| 11 |
|
|
read -f verilog cbe_en_crit.v
|
| 12 |
|
|
read -f verilog fifo_control.v
|
| 13 |
|
|
read -f verilog out_reg.v
|
| 14 |
|
|
read -f verilog pci_target32_ad_en_crit.v
|
| 15 |
|
|
read -f verilog pci_tpram.v
|
| 16 |
|
|
read -f verilog wb_master.v
|
| 17 |
|
|
read -f verilog conf_cyc_addr_dec.v
|
| 18 |
|
|
read -f verilog frame_crit.v
|
| 19 |
|
|
read -f verilog par_cbe_crit.v
|
| 20 |
|
|
read -f verilog pci_target32_clk_en.v
|
| 21 |
|
|
read -f verilog pciw_fifo_control.v
|
| 22 |
|
|
read -f verilog wb_slave.v
|
| 23 |
|
|
read -f verilog conf_space.v
|
| 24 |
|
|
read -f verilog frame_en_crit.v
|
| 25 |
|
|
read -f verilog par_crit.v
|
| 26 |
|
|
read -f verilog pci_target32_ctrl_en_crit.v
|
| 27 |
|
|
read -f verilog pciw_pcir_fifos.v
|
| 28 |
|
|
read -f verilog wb_slave_unit.v
|
| 29 |
|
|
read -f verilog frame_load_crit.v
|
| 30 |
|
|
read -f verilog pci_bridge32.v
|
| 31 |
|
|
read -f verilog pci_target32_devs_crit.v
|
| 32 |
|
|
read -f verilog perr_crit.v
|
| 33 |
|
|
read -f verilog wbr_fifo_control.v
|
| 34 |
|
|
read -f verilog cur_out_reg.v
|
| 35 |
|
|
read -f verilog io_mux_en_mult.v
|
| 36 |
|
|
read -f verilog pci_decoder.v
|
| 37 |
|
|
read -f verilog pci_target32_interface.v
|
| 38 |
|
|
read -f verilog perr_en_crit.v
|
| 39 |
|
|
read -f verilog wbw_fifo_control.v
|
| 40 |
|
|
read -f verilog decoder.v
|
| 41 |
|
|
read -f verilog io_mux_load_mux.v
|
| 42 |
|
|
read -f verilog pci_in_reg.v
|
| 43 |
|
|
read -f verilog pci_target32_load_crit.v
|
| 44 |
|
|
read -f verilog serr_crit.v
|
| 45 |
|
|
read -f verilog wbw_wbr_fifos.v
|
| 46 |
|
|
read -f verilog delayed_sync.v
|
| 47 |
|
|
read -f verilog irdy_out_crit.v
|
| 48 |
|
|
read -f verilog pci_io_mux.v
|
| 49 |
|
|
read -f verilog pci_target32_sm.v
|
| 50 |
|
|
read -f verilog serr_en_crit.v
|
| 51 |
|
|
read -f verilog delayed_write_reg.v
|
| 52 |
|
|
read -f verilog mas_ad_en_crit.v
|
| 53 |
|
|
read -f verilog pci_master32_sm.v
|
| 54 |
|
|
read -f verilog pci_target32_stop_crit.v
|
| 55 |
|
|
read -f verilog synchronizer_flop.v
|
| 56 |
|
|
read -f verilog mas_ch_state_crit.v
|
| 57 |
|
|
read -f verilog pci_master32_sm_if.v
|
| 58 |
|
|
read -f verilog pci_target32_trdy_crit.v
|
| 59 |
|
|
read -f verilog top.v
|
| 60 |
|
|
read -f verilog pci_rst_int.v
|
| 61 |
|
|
read -f verilog wb_tpram.v
|
| 62 |
|
|
} else {
|
| 63 |
|
|
echo "Non-existing top level."
|
| 64 |
|
|
exit
|
| 65 |
|
|
}
|
| 66 |
|
|
|
