1 |
2 |
dsmv |
-------------------------------------------------------------------------------
|
2 |
|
|
--
|
3 |
|
|
-- Title : core64_pb_disp
|
4 |
|
|
-- Author : Dmitry Smekhov
|
5 |
|
|
-- Company : Instrumental Systems
|
6 |
|
|
-- E-mail : dsmv@insys.ru
|
7 |
|
|
--
|
8 |
|
|
-- Version : 1.2
|
9 |
|
|
--
|
10 |
|
|
-------------------------------------------------------------------------------
|
11 |
|
|
--
|
12 |
|
|
-- Description : Диспетчер шины PB_BUS
|
13 |
|
|
--
|
14 |
|
|
-------------------------------------------------------------------------------
|
15 |
|
|
--
|
16 |
|
|
-- Version 1.2 14.12.2011 Dmitry Smekhov
|
17 |
|
|
-- Исправлено формирование сигналов reg_disp_back.data_we,
|
18 |
|
|
-- reg_disp_back.complete
|
19 |
|
|
--
|
20 |
|
|
--
|
21 |
|
|
-------------------------------------------------------------------------------
|
22 |
|
|
--
|
23 |
|
|
-- Version 1.1 28.09.2011 Dmitry Smekhov
|
24 |
|
|
-- Добавлен сигнал pb_slave.complete
|
25 |
|
|
--
|
26 |
|
|
-------------------------------------------------------------------------------
|
27 |
|
|
|
28 |
|
|
library ieee;
|
29 |
|
|
use ieee.std_logic_1164.all;
|
30 |
|
|
|
31 |
|
|
use work.core64_type_pkg.all;
|
32 |
|
|
|
33 |
|
|
package core64_pb_disp_pkg is
|
34 |
|
|
|
35 |
|
|
component core64_pb_disp is
|
36 |
|
|
port(
|
37 |
|
|
--- General ---
|
38 |
|
|
rstp : in std_logic; --! 1 - сброс
|
39 |
|
|
clk : in std_logic; --! тактовая частота ядра - 250 MHz
|
40 |
|
|
|
41 |
|
|
---- PB_DISP ----
|
42 |
|
|
reg_disp : in type_reg_disp; --! запрос на доступ к регистрам из BAR1
|
43 |
|
|
reg_disp_back : out type_reg_disp_back; --! ответ на запрос
|
44 |
|
|
|
45 |
|
|
---- EXT_FIFO ----
|
46 |
|
|
ext_fifo_disp : in type_ext_fifo_disp; --! запрос на доступ от узла EXT_FIFO
|
47 |
|
|
ext_fifo_disp_back : out type_ext_fifo_disp_back; --! ответ на запрос
|
48 |
|
|
|
49 |
|
|
---- BAR1 ----
|
50 |
|
|
aclk : in std_logic; --! тактовая частота локальной шины - 266 МГц
|
51 |
|
|
pb_master : out type_pb_master; --! запрос
|
52 |
|
|
pb_slave : in type_pb_slave --! ответ
|
53 |
|
|
|
54 |
|
|
);
|
55 |
|
|
|
56 |
|
|
end component;
|
57 |
|
|
|
58 |
|
|
end package;
|
59 |
|
|
|
60 |
|
|
|
61 |
|
|
library ieee;
|
62 |
|
|
use ieee.std_logic_1164.all;
|
63 |
|
|
|
64 |
|
|
library unisim;
|
65 |
|
|
use unisim.vcomponents.all;
|
66 |
|
|
|
67 |
|
|
use work.core64_type_pkg.all;
|
68 |
|
|
|
69 |
|
|
entity core64_pb_disp is
|
70 |
|
|
port(
|
71 |
|
|
--- General ---
|
72 |
|
|
rstp : in std_logic; --! 1 - сброс
|
73 |
|
|
clk : in std_logic; --! тактовая частота ядра - 250 MHz
|
74 |
|
|
|
75 |
|
|
---- PB_DISP ----
|
76 |
|
|
reg_disp : in type_reg_disp; --! запрос на доступ к регистрам из BAR1
|
77 |
|
|
reg_disp_back : out type_reg_disp_back; --! ответ на запрос
|
78 |
|
|
|
79 |
|
|
---- EXT_FIFO ----
|
80 |
|
|
ext_fifo_disp : in type_ext_fifo_disp; --! запрос на доступ от узла EXT_FIFO
|
81 |
|
|
ext_fifo_disp_back : out type_ext_fifo_disp_back; --! ответ на запрос
|
82 |
|
|
|
83 |
|
|
---- BAR1 ----
|
84 |
|
|
aclk : in std_logic; --! тактовая частота локальной шины - 266 МГц
|
85 |
|
|
pb_master : out type_pb_master; --! запрос
|
86 |
|
|
pb_slave : in type_pb_slave --! ответ
|
87 |
|
|
|
88 |
|
|
);
|
89 |
|
|
|
90 |
|
|
end core64_pb_disp;
|
91 |
|
|
|
92 |
|
|
|
93 |
|
|
architecture core64_pb_disp of core64_pb_disp is
|
94 |
|
|
|
95 |
|
|
signal reg_req_wr : std_logic;
|
96 |
|
|
signal reg_req_wr_z : std_logic;
|
97 |
|
|
signal reg_req_rd : std_logic;
|
98 |
|
|
signal reg_req_rd_z : std_logic;
|
99 |
|
|
|
100 |
|
|
signal pb_sel : std_logic;
|
101 |
|
|
|
102 |
|
|
signal master_data : std_logic_vector( 63 downto 0 );
|
103 |
|
|
signal master_stb0 : std_logic;
|
104 |
|
|
signal master_stb1 : std_logic;
|
105 |
|
|
signal master_cmd : std_logic_vector( 2 downto 0 );
|
106 |
|
|
|
107 |
|
|
signal reg_stb1 : std_logic;
|
108 |
|
|
|
109 |
|
|
signal rstpz : std_logic;
|
110 |
|
|
|
111 |
|
|
type stp_type is ( s0, sr1, sr2, sr3, sr5, sf1, sf2, sf3 );
|
112 |
|
|
|
113 |
|
|
signal stp : stp_type;
|
114 |
|
|
|
115 |
|
|
signal pb_slave_stb1_z : std_logic;
|
116 |
|
|
signal ex_fifo_stb1_z : std_logic;
|
117 |
|
|
signal ext_fifo_eot : std_logic;
|
118 |
|
|
|
119 |
|
|
signal master_adr : std_logic_vector( 31 downto 0 );
|
120 |
|
|
signal dmar : std_logic_vector( 1 downto 0 );
|
121 |
|
|
|
122 |
|
|
signal fifo_allow_wr : std_logic;
|
123 |
|
|
signal fifo_data_en : std_logic;
|
124 |
|
|
|
125 |
|
|
signal reg_data_we_set : std_logic;
|
126 |
|
|
signal reg_data_we : std_logic;
|
127 |
|
|
signal reg_data_we_z1 : std_logic;
|
128 |
|
|
signal reg_data_we_z2 : std_logic;
|
129 |
|
|
signal reg_data_we_clr : std_logic;
|
130 |
|
|
signal reg_data_we_clr_z1 : std_logic;
|
131 |
|
|
signal reg_data_we_clr_z2 : std_logic;
|
132 |
|
|
|
133 |
|
|
signal reg_complete : std_logic;
|
134 |
|
|
|
135 |
|
|
attribute tig : string;
|
136 |
|
|
attribute tig of master_adr : signal is "";
|
137 |
|
|
attribute tig of dmar : signal is "";
|
138 |
|
|
attribute tig of rstp : signal is "";
|
139 |
|
|
|
140 |
|
|
begin
|
141 |
|
|
|
142 |
|
|
rstpz <= rstp after 1 ns when rising_edge( aclk );
|
143 |
|
|
|
144 |
|
|
reg_req_wr <= reg_disp.request_reg_wr after 1 ns when rising_edge( aclk );
|
145 |
|
|
reg_req_wr_z <= reg_req_wr after 1 ns when rising_edge( aclk );
|
146 |
|
|
|
147 |
|
|
reg_req_rd <= reg_disp.request_reg_rd after 1 ns when rising_edge( aclk );
|
148 |
|
|
reg_req_rd_z <= reg_req_rd after 1 ns when rising_edge( aclk );
|
149 |
|
|
|
150 |
|
|
|
151 |
|
|
master_adr <= reg_disp.adr when pb_sel='0' else ext_fifo_disp.adr;
|
152 |
|
|
pb_master.adr <= master_adr;
|
153 |
|
|
|
154 |
|
|
master_data( 31 downto 0 ) <= reg_disp.data when pb_sel='0' else ext_fifo_disp.data( 31 downto 0 );
|
155 |
|
|
master_data( 63 downto 32 ) <= ext_fifo_disp.data( 63 downto 32 );
|
156 |
|
|
|
157 |
|
|
master_stb1 <= reg_stb1 or ext_fifo_disp.data_we;
|
158 |
|
|
|
159 |
|
|
pb_master.data <= master_data after 1 ns when rising_edge( aclk );
|
160 |
|
|
pb_master.cmd <= master_cmd;
|
161 |
|
|
|
162 |
|
|
pb_master.stb0 <= master_stb0 after 1 ns when rising_edge( aclk );
|
163 |
|
|
pb_master.stb1 <= master_stb1 after 1 ns when rising_edge( aclk );
|
164 |
|
|
|
165 |
|
|
reg_disp_back.data <= pb_slave.data( 31 downto 0 ) after 1 ns when rising_edge( aclk ) and pb_slave.stb1='1';
|
166 |
|
|
|
167 |
|
|
ext_fifo_disp_back.data <= pb_slave.data after 1 ns when rising_edge( aclk );
|
168 |
|
|
ext_fifo_disp_back.data_we <= pb_slave.stb1 and fifo_data_en after 1 ns when rising_edge( aclk );
|
169 |
|
|
dmar <= pb_slave.dmar;
|
170 |
|
|
ext_fifo_disp_back.dmar <= dmar;
|
171 |
|
|
|
172 |
|
|
ext_fifo_disp_back.irq <= pb_slave.irq;
|
173 |
|
|
|
174 |
|
|
pb_sel <= master_cmd(2) after 1 ns;
|
175 |
|
|
|
176 |
|
|
pr_state: process( aclk ) begin
|
177 |
|
|
if( rising_edge( aclk ) ) then
|
178 |
|
|
case( stp ) is
|
179 |
|
|
when s0 =>
|
180 |
|
|
master_cmd <= "000" after 1 ns;
|
181 |
|
|
master_stb0 <= '0' after 1 ns;
|
182 |
|
|
--reg_disp_back.complete <= '0' after 1 ns;
|
183 |
|
|
reg_complete <= '0' after 1 ns;
|
184 |
|
|
reg_data_we_set <= '0' after 1 ns;
|
185 |
|
|
fifo_allow_wr <= '0' after 1 ns;
|
186 |
|
|
reg_stb1 <= '0' after 1 ns;
|
187 |
|
|
fifo_data_en <= '0' after 1 ns;
|
188 |
|
|
ext_fifo_disp_back.complete <= '0' after 1 ns;
|
189 |
|
|
|
190 |
|
|
if( reg_req_wr_z='1' or reg_req_rd_z='1' ) then
|
191 |
|
|
stp <= sr1 after 1 ns;
|
192 |
|
|
elsif( ext_fifo_disp.request_wr='1' or ext_fifo_disp.request_rd='1' ) then
|
193 |
|
|
stp <= sf1 after 1 ns;
|
194 |
|
|
end if;
|
195 |
|
|
|
196 |
|
|
when sr1 => ---- Обращение к регистрам ----
|
197 |
|
|
master_cmd(0) <= reg_req_wr_z after 1 ns; -- 1 - запись
|
198 |
|
|
master_cmd(1) <= reg_req_rd_z after 1 ns; -- 1 - чтение
|
199 |
|
|
master_cmd(2) <= '0'; -- только одно 32-х разрядное слово
|
200 |
|
|
master_stb0 <= '1' after 1 ns; -- строб команды
|
201 |
|
|
stp <= sr2 after 1 ns;
|
202 |
|
|
|
203 |
|
|
when sr2 => ---- Строб записи слова ----
|
204 |
|
|
master_stb0 <= '0' after 1 ns;
|
205 |
|
|
reg_stb1 <= reg_req_wr_z after 1 ns;
|
206 |
|
|
stp <= sr3 after 1 ns;
|
207 |
|
|
|
208 |
|
|
|
209 |
|
|
when sr3 => ---- Ожидание подтверждения команды ---
|
210 |
|
|
reg_stb1 <= '0' after 1 ns;
|
211 |
|
|
-- if( pb_slave.stb0='1' ) then
|
212 |
|
|
-- if( reg_req_rd_z='1' ) then
|
213 |
|
|
-- stp <= sr4 after 1 ns;
|
214 |
|
|
-- else
|
215 |
|
|
-- stp <= sr5 after 1 ns;
|
216 |
|
|
-- end if;
|
217 |
|
|
-- end if;
|
218 |
|
|
reg_data_we_set <= pb_slave.stb1 after 1 ns;
|
219 |
|
|
if( pb_slave.complete='1' ) then
|
220 |
|
|
stp <= sr5 after 1 ns;
|
221 |
|
|
end if;
|
222 |
|
|
|
223 |
|
|
|
224 |
|
|
-- when sr4 => ---- Ожидание данных ----
|
225 |
|
|
-- if( pb_slave.stb1='1' ) then
|
226 |
|
|
-- reg_disp_back.data_we <= '1' after 1 ns;
|
227 |
|
|
-- stp <= sr5 after 1 ns;
|
228 |
|
|
-- end if;
|
229 |
|
|
|
230 |
|
|
when sr5 => ---- Ожидание снятия запроса ----
|
231 |
|
|
master_cmd <= "000";
|
232 |
|
|
reg_data_we_set <= '0' after 1 ns;
|
233 |
|
|
--reg_disp_back.complete <= '1' after 1 ns;
|
234 |
|
|
reg_complete <= '1' after 1 ns;
|
235 |
|
|
if( reg_req_wr_z='0' and reg_req_rd_z='0' ) then
|
236 |
|
|
stp <= s0 after 1 ns;
|
237 |
|
|
end if;
|
238 |
|
|
|
239 |
|
|
|
240 |
|
|
|
241 |
|
|
when sf1 =>
|
242 |
|
|
master_cmd(0) <= ext_fifo_disp.request_wr after 1 ns; -- 1 - запись
|
243 |
|
|
master_cmd(1) <= ext_fifo_disp.request_rd after 1 ns; -- 1 - чтение
|
244 |
|
|
master_cmd(2) <= '1'; -- блок 512 слов
|
245 |
|
|
master_stb0 <= '1' after 1 ns; -- строб команды
|
246 |
|
|
stp <= sf2 after 1 ns;
|
247 |
|
|
|
248 |
|
|
when sf2 =>
|
249 |
|
|
master_stb0 <= '0' after 1 ns; -- строб команды
|
250 |
|
|
fifo_allow_wr <= ext_fifo_disp.request_wr and pb_slave.ready after 1 ns;
|
251 |
|
|
fifo_data_en <= '1' after 1 ns;
|
252 |
|
|
if( pb_slave.complete='1' ) then
|
253 |
|
|
ext_fifo_disp_back.complete <= '1' after 1 ns;
|
254 |
|
|
stp <= sf3 after 1 ns;
|
255 |
|
|
end if;
|
256 |
|
|
|
257 |
|
|
when sf3 =>
|
258 |
|
|
ext_fifo_disp_back.complete <= '0' after 1 ns;
|
259 |
|
|
fifo_allow_wr <= '0' after 1 ns;
|
260 |
|
|
if( ext_fifo_disp.request_wr='0' and ext_fifo_disp.request_rd='0' ) then
|
261 |
|
|
stp <= s0 after 1 ns;
|
262 |
|
|
end if;
|
263 |
|
|
|
264 |
|
|
|
265 |
|
|
end case;
|
266 |
|
|
|
267 |
|
|
if( rstpz='1' ) then
|
268 |
|
|
stp <= s0 after 1 ns;
|
269 |
|
|
end if;
|
270 |
|
|
|
271 |
|
|
end if;
|
272 |
|
|
end process;
|
273 |
|
|
|
274 |
|
|
ext_fifo_disp_back.allow_wr <= fifo_allow_wr;
|
275 |
|
|
|
276 |
|
|
pb_slave_stb1_z <= pb_slave.stb1 after 1 ns when rising_edge( aclk );
|
277 |
|
|
ex_fifo_stb1_z <= ext_fifo_disp.data_we after 1 ns when rising_edge( aclk );
|
278 |
|
|
|
279 |
|
|
--ext_fifo_eot <= (pb_slave_stb1_z and not pb_slave.stb1) or
|
280 |
|
|
-- (ex_fifo_stb1_z and not ext_fifo_disp.data_we ) after 1 ns when rising_edge( aclk );
|
281 |
|
|
--
|
282 |
|
|
|
283 |
|
|
--ext_fifo_eot <= pb_slave.complete after 1 ns when rising_edge( clk );
|
284 |
|
|
|
285 |
|
|
pr_reg_data_we: process( aclk ) begin
|
286 |
|
|
if( rising_edge( aclk ) ) then
|
287 |
|
|
if( reg_data_we_clr_z2='1' ) then
|
288 |
|
|
reg_data_we <= '0' after 1 ns;
|
289 |
|
|
elsif( reg_data_we_set='1' ) then
|
290 |
|
|
reg_data_we <= '1' after 1 ns;
|
291 |
|
|
end if;
|
292 |
|
|
end if;
|
293 |
|
|
end process;
|
294 |
|
|
|
295 |
|
|
reg_data_we_z1 <= reg_data_we after 1 ns when rising_edge( clk );
|
296 |
|
|
reg_data_we_z2 <= reg_data_we_z1 after 1 ns when rising_edge( clk );
|
297 |
|
|
reg_disp_back.data_we <= reg_data_we_z2 and reg_disp.request_reg_rd after 1 ns when rising_edge( clk );
|
298 |
|
|
|
299 |
|
|
reg_data_we_clr <= reg_data_we_z2 after 1 ns when rising_edge( aclk );
|
300 |
|
|
reg_data_we_clr_z1 <= reg_data_we_clr after 1 ns when rising_edge( aclk );
|
301 |
|
|
reg_data_we_clr_z2 <= reg_data_we_clr_z1 after 1 ns when rising_edge( aclk );
|
302 |
|
|
|
303 |
|
|
xcomlete: srl16 port map( q=>reg_disp_back.complete, clk=>clk, d=>reg_complete, a3=>'0', a2=>'0', a1=>'1', a0=>'0' );
|
304 |
|
|
|
305 |
|
|
|
306 |
|
|
end core64_pb_disp;
|
307 |
|
|
|