OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [ds_dma64/] [pcie_src/] [pcie_core64_m1/] [source/] [cmm_errman_ram8x26.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dsmv
 
2
//-----------------------------------------------------------------------------
3
//
4
// (c) Copyright 2009-2010 Xilinx, Inc. All rights reserved.
5
//
6
// This file contains confidential and proprietary information
7
// of Xilinx, Inc. and is protected under U.S. and
8
// international copyright and other intellectual property
9
// laws.
10
//
11
// DISCLAIMER
12
// This disclaimer is not a license and does not grant any
13
// rights to the materials distributed herewith. Except as
14
// otherwise provided in a valid license issued to you by
15
// Xilinx, and to the maximum extent permitted by applicable
16
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
17
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
18
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
19
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
20
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
21
// (2) Xilinx shall not be liable (whether in contract or tort,
22
// including negligence, or under any other theory of
23
// liability) for any loss or damage of any kind or nature
24
// related to, arising under or in connection with these
25
// materials, including for any direct, or any indirect,
26
// special, incidental, or consequential loss or damage
27
// (including loss of data, profits, goodwill, or any type of
28
// loss or damage suffered as a result of any action brought
29
// by a third party) even if such damage or loss was
30
// reasonably foreseeable or Xilinx had been advised of the
31
// possibility of the same.
32
//
33
// CRITICAL APPLICATIONS
34
// Xilinx products are not designed or intended to be fail-
35
// safe, or for use in any application requiring fail-safe
36
// performance, such as life-support or safety devices or
37
// systems, Class III medical devices, nuclear facilities,
38
// applications related to the deployment of airbags, or any
39
// other applications that could lead to death, personal
40
// injury, or severe property or environmental damage
41
// (individually and collectively, "Critical
42
// Applications"). Customer assumes the sole risk and
43
// liability of any use of Xilinx products in Critical
44
// Applications, subject only to applicable laws and
45
// regulations governing limitations on product liability.
46
//
47
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
48
// PART OF THIS FILE AT ALL TIMES.
49
//
50
//-----------------------------------------------------------------------------
51
// Project    : V5-Block Plus for PCI Express
52
// File       : cmm_errman_ram8x26.v
53
//--------------------------------------------------------------------------------
54
//--------------------------------------------------------------------------------
55
/***********************************************************************
56
 
57
  Description:
58
 
59
  This is the 4x50 dual port RAM for the header information of the
60
  outstanding Completion packets in the error manager.
61
  The RAM output is registered.
62
 
63
***********************************************************************/
64
 
65
 
66
`define  FFD 1
67
module cmm_errman_ram8x26 (
68
                rddata,                 // Output
69
 
70
                wrdata,                 // Inputs
71
                wr_ptr,
72
                rd_ptr,
73
                we,
74
                rst,
75
                clk
76
                );
77
 
78
 
79
  output [49:0] rddata;
80
 
81
  input  [49:0] wrdata;
82
  input   [2:0] wr_ptr;
83
  input   [2:0] rd_ptr;
84
 
85
  input         we;
86
  input         rst;
87
  input         clk;
88
 
89
 
90
  //******************************************************************//
91
  // Reality check.                                                   //
92
  //******************************************************************//
93
 
94
 
95
  //******************************************************************//
96
  // Construct the RAM.                                               //
97
  //******************************************************************//
98
 
99
  reg    [49:0] lutram_data [0:7];
100
 
101
  always @(posedge clk) begin
102
    if (we)
103
      lutram_data[wr_ptr] <= #`FFD wrdata;
104
  end
105
 
106
 
107
  //******************************************************************//
108
  // Register the outputs.                                            //
109
  //******************************************************************//
110
 
111
 
112
  reg    [49:0] reg_rdata;
113
 
114
 
115
  always @(posedge clk or posedge rst)
116
  begin
117
    if (rst)  reg_rdata <= #`FFD 50'h0000_0000_0000;
118
    else      reg_rdata <= #`FFD lutram_data[rd_ptr];
119
  end
120
 
121
  assign rddata = reg_rdata;
122
 
123
 
124
  //******************************************************************//
125
  //                                                                  //
126
  //******************************************************************//
127
 
128
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.