OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [ds_dma64/] [pcie_src/] [pcie_core64_m1/] [source/] [ctrl_pcie_x8.xco] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dsmv
##############################################################
2
#
3
# Xilinx Core Generator version 13.1
4
# Date: Fri Jul 01 14:09:08 2011
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
# BEGIN Project Options
16
SET addpads = false
17
SET asysymbol = true
18
SET busformat = BusFormatAngleBracketNotRipped
19
SET createndf = false
20
SET designentry = VHDL
21
SET device = xc5vsx50t
22
SET devicefamily = virtex5
23
SET flowvendor = Other
24
SET formalverification = false
25
SET foundationsym = false
26
SET implementationfiletype = Ngc
27
SET package = ff1136
28
SET removerpms = false
29
SET simulationfiles = Behavioral
30
SET speedgrade = -1
31
SET verilogsim = false
32
SET vhdlsim = true
33
# END Project Options
34
# BEGIN Select
35
SELECT Endpoint_Block_Plus_for_PCI_Express xilinx.com:ip:pcie_blk_plus:1.14
36
# END Select
37
# BEGIN Parameters
38
CSET acceptable_l0_latency=No_limit
39
CSET acceptable_l1_latency=No_limit
40
CSET advanced_flow_control_credit=Header_Credit
41
CSET aux_max_current=0mA
42
CSET bar0_64bit=false
43
CSET bar0_enabled=true
44
CSET bar0_prefetchable=false
45
CSET bar0_scale=Megabytes
46
CSET bar0_size=2
47
CSET bar0_type=Memory
48
CSET bar0_value=FFE00000
49
CSET bar1_64bit=false
50
CSET bar1_enabled=true
51
CSET bar1_prefetchable=false
52
CSET bar1_scale=Megabytes
53
CSET bar1_size=2
54
CSET bar1_type=Memory
55
CSET bar1_value=FFE00000
56
CSET bar2_64bit=false
57
CSET bar2_enabled=false
58
CSET bar2_prefetchable=false
59
CSET bar2_scale=Kilobytes
60
CSET bar2_size=64
61
CSET bar2_type=IO
62
CSET bar2_value=00000000
63
CSET bar3_64bit=false
64
CSET bar3_enabled=false
65
CSET bar3_prefetchable=false
66
CSET bar3_scale=Kilobytes
67
CSET bar3_size=64
68
CSET bar3_type=IO
69
CSET bar3_value=00000000
70
CSET bar4_64bit=false
71
CSET bar4_enabled=false
72
CSET bar4_prefetchable=false
73
CSET bar4_scale=Kilobytes
74
CSET bar4_size=64
75
CSET bar4_type=IO
76
CSET bar4_value=00000000
77
CSET bar5_enabled=false
78
CSET bar5_prefetchable=false
79
CSET bar5_scale=Kilobytes
80
CSET bar5_size=64
81
CSET bar5_type=IO
82
CSET bar5_value=00000000
83
CSET capabilities_register=0001
84
CSET capability_version=1
85
CSET cardbus_cis_pointer=00000000
86
CSET class_code_base=FF
87
CSET class_code_interface=FF
88
CSET class_code_sub=FF
89
CSET class_code_value=FFFFFF
90
CSET component_name=ctrl_pcie_x8
91
CSET d0_pme_support=false
92
CSET d0_power_consumed=0
93
CSET d0_power_consumed_factor=0
94
CSET d0_power_dissipated=0
95
CSET d0_power_dissipated_factor=0
96
CSET d1_pme_support=false
97
CSET d1_power_consumed=0
98
CSET d1_power_consumed_factor=0
99
CSET d1_power_dissipated=0
100
CSET d1_power_dissipated_factor=0
101
CSET d1_support=false
102
CSET d2_pme_support=false
103
CSET d2_power_consumed=0
104
CSET d2_power_consumed_factor=0
105
CSET d2_power_dissipated=0
106
CSET d2_power_dissipated_factor=0
107
CSET d2_support=false
108
CSET d3_power_consumed=0
109
CSET d3_power_consumed_factor=0
110
CSET d3_power_dissipated=0
111
CSET d3_power_dissipated_factor=0
112
CSET d3cold_pme_support=false
113
CSET d3hot_pme_support=false
114
CSET device_capabilities_register=00000FC1
115
CSET device_id=5507
116
CSET device_port_type=PCI_Express_Endpoint_device
117
CSET device_specific_initialization=true
118
CSET enable_aspm_l1_support=false
119
CSET enable_slot_clock_cfg=true
120
CSET expansion_rom_bar=FFF00001
121
CSET expansion_rom_enabled=true
122
CSET expansion_rom_scale=Megabytes
123
CSET expansion_rom_size=1
124
CSET force_no_scrambling=false
125
CSET gt_debug_ports=false
126
CSET interface_freq=250_default
127
CSET lane_width=X8
128
CSET link_capabilities_register=0003F481
129
CSET max_payload_size=256_bytes
130
CSET maximum_link_speed=1
131
CSET maximum_link_width=8
132
CSET msi=1_vector
133
CSET reference_freq=250
134
CSET revision_id=20
135
CSET subsystem_id=0001
136
CSET subsystem_vendor_id=4953
137
CSET trim_tlp_digest=true
138
CSET tx_buf_diff_ctrl=800
139
CSET tx_diff_boost=true
140
CSET tx_diff_ctrl=800
141
CSET tx_pre_emphasis=52
142
CSET vendor_id=4953
143
# END Parameters
144
# BEGIN Extra information
145
MISC pkg_timestamp=2011-02-03T22:14:53.000Z
146
# END Extra information
147
GENERATE
148
# CRC: b725eb41

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.