1 |
2 |
dsmv |
|
2 |
|
|
//-----------------------------------------------------------------------------
|
3 |
|
|
//
|
4 |
|
|
// (c) Copyright 2009-2010 Xilinx, Inc. All rights reserved.
|
5 |
|
|
//
|
6 |
|
|
// This file contains confidential and proprietary information
|
7 |
|
|
// of Xilinx, Inc. and is protected under U.S. and
|
8 |
|
|
// international copyright and other intellectual property
|
9 |
|
|
// laws.
|
10 |
|
|
//
|
11 |
|
|
// DISCLAIMER
|
12 |
|
|
// This disclaimer is not a license and does not grant any
|
13 |
|
|
// rights to the materials distributed herewith. Except as
|
14 |
|
|
// otherwise provided in a valid license issued to you by
|
15 |
|
|
// Xilinx, and to the maximum extent permitted by applicable
|
16 |
|
|
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
|
17 |
|
|
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
|
18 |
|
|
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
|
19 |
|
|
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
|
20 |
|
|
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
|
21 |
|
|
// (2) Xilinx shall not be liable (whether in contract or tort,
|
22 |
|
|
// including negligence, or under any other theory of
|
23 |
|
|
// liability) for any loss or damage of any kind or nature
|
24 |
|
|
// related to, arising under or in connection with these
|
25 |
|
|
// materials, including for any direct, or any indirect,
|
26 |
|
|
// special, incidental, or consequential loss or damage
|
27 |
|
|
// (including loss of data, profits, goodwill, or any type of
|
28 |
|
|
// loss or damage suffered as a result of any action brought
|
29 |
|
|
// by a third party) even if such damage or loss was
|
30 |
|
|
// reasonably foreseeable or Xilinx had been advised of the
|
31 |
|
|
// possibility of the same.
|
32 |
|
|
//
|
33 |
|
|
// CRITICAL APPLICATIONS
|
34 |
|
|
// Xilinx products are not designed or intended to be fail-
|
35 |
|
|
// safe, or for use in any application requiring fail-safe
|
36 |
|
|
// performance, such as life-support or safety devices or
|
37 |
|
|
// systems, Class III medical devices, nuclear facilities,
|
38 |
|
|
// applications related to the deployment of airbags, or any
|
39 |
|
|
// other applications that could lead to death, personal
|
40 |
|
|
// injury, or severe property or environmental damage
|
41 |
|
|
// (individually and collectively, "Critical
|
42 |
|
|
// Applications"). Customer assumes the sole risk and
|
43 |
|
|
// liability of any use of Xilinx products in Critical
|
44 |
|
|
// Applications, subject only to applicable laws and
|
45 |
|
|
// regulations governing limitations on product liability.
|
46 |
|
|
//
|
47 |
|
|
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
|
48 |
|
|
// PART OF THIS FILE AT ALL TIMES.
|
49 |
|
|
//
|
50 |
|
|
//-----------------------------------------------------------------------------
|
51 |
|
|
// Project : V5-Block Plus for PCI Express
|
52 |
|
|
// File : pcie_mim_wrapper.v
|
53 |
|
|
//--------------------------------------------------------------------------------
|
54 |
|
|
//--------------------------------------------------------------------------------
|
55 |
|
|
|
56 |
|
|
module pcie_mim_wrapper #(
|
57 |
|
|
parameter TL_TX_SIZE = 4096,
|
58 |
|
|
parameter TXWRITEPIPE = 0,
|
59 |
|
|
parameter TXREADADDRPIPE = 0,
|
60 |
|
|
parameter TXREADDATAPIPE = 0,
|
61 |
|
|
|
62 |
|
|
parameter TL_RX_SIZE = 4096,
|
63 |
|
|
parameter RXWRITEPIPE = 0,
|
64 |
|
|
parameter RXREADADDRPIPE = 0,
|
65 |
|
|
parameter RXREADDATAPIPE = 0,
|
66 |
|
|
|
67 |
|
|
parameter TLRAMREADLATENCY = 3,
|
68 |
|
|
parameter TLRAMWRITELATENCY = 0,
|
69 |
|
|
|
70 |
|
|
parameter RETRYRAMSIZE = 9,
|
71 |
|
|
parameter RETRYRAMREADLATENCY = 3,
|
72 |
|
|
parameter RETRYRAMWRITELATENCY = 0,
|
73 |
|
|
parameter RETRYWRITEPIPE = 0,
|
74 |
|
|
parameter RETRYREADADDRPIPE = 0,
|
75 |
|
|
parameter RETRYREADDATAPIPE = 0
|
76 |
|
|
)
|
77 |
|
|
|
78 |
|
|
(
|
79 |
|
|
input [63:0] mim_rx_bwdata, // Write data for TL RX buffers,
|
80 |
|
|
output [63:0] mim_rx_brdata, // Read data for TL RX buffers,
|
81 |
|
|
input [12:0] mim_rx_bwadd, // Write Address for TL RX Buffers,
|
82 |
|
|
input [12:0] mim_rx_bradd, // Read Address for TL RX Buffers,
|
83 |
|
|
input mim_rx_bwen, // Write Enable for TL RX Buffers,
|
84 |
|
|
input mim_rx_bren, // Read enable for TL RX Buffers,
|
85 |
|
|
input mim_rx_bwclk,// Write clock for TL RX Buffers,
|
86 |
|
|
input mim_rx_brclk,// Read clock for TL RX Buffers,
|
87 |
|
|
|
88 |
|
|
input [63:0] mim_tx_bwdata, // Write data for TL TX buffers,
|
89 |
|
|
output [63:0] mim_tx_brdata, // Read data for TL TX buffers,
|
90 |
|
|
input [12:0] mim_tx_bwadd, // Write Address for TL TX Buffers,
|
91 |
|
|
input [12:0] mim_tx_bradd, // Read Address for TL TX Buffers,
|
92 |
|
|
input mim_tx_bwen, // Write Enable for TL TX Buffers,
|
93 |
|
|
input mim_tx_bren, // Read enable for TL TX Buffers,
|
94 |
|
|
input mim_tx_bwclk,// Write clock for TL TX Buffers,
|
95 |
|
|
input mim_tx_brclk,// Read clock for TL TX Buffers,
|
96 |
|
|
|
97 |
|
|
input [63:0] mim_dll_bwdata, // Write data for DLL Retry buffers,
|
98 |
|
|
output [63:0] mim_dll_brdata, // Read data for DLL Retry buffers,
|
99 |
|
|
input [11:0] mim_dll_bwadd, // Write Address for DLL Retry Buffers,
|
100 |
|
|
input [11:0] mim_dll_bradd, // Read Address for DLL Retry Buffers,
|
101 |
|
|
input mim_dll_bwen, // Write Enable for DLL Retry Buffers,
|
102 |
|
|
input mim_dll_bren, // Read enable for DLL Retry Buffers,
|
103 |
|
|
input mim_dll_bclk // Read/Write Clock for DLL Retry Buffers
|
104 |
|
|
|
105 |
|
|
);
|
106 |
|
|
|
107 |
|
|
|
108 |
|
|
|
109 |
|
|
|
110 |
|
|
|
111 |
|
|
|
112 |
|
|
// retry bram quanties are always in powers of 2.
|
113 |
|
|
// the code which is passed from the top level module is based on the following alogrithm
|
114 |
|
|
// log2(size in bytes) -3. we have to reverse the alogrithm.
|
115 |
|
|
// the size in bytes can be expressed as power of 2
|
116 |
|
|
// the exponent for the user entered size can be obtained by adding 3 to the value passed by top level
|
117 |
|
|
parameter NUM_RETRY_BRAMS = 2**(RETRYRAMSIZE + 3 - 12);
|
118 |
|
|
parameter BRAM_SIZE = 4096;
|
119 |
|
|
// the above value is based on the fact that all BRAMs are 32Kb = 4096 bytes in size.
|
120 |
|
|
// this is the default. If the building block BRAM size changes, this needs to be modified
|
121 |
|
|
|
122 |
|
|
// Note: function will never return a value of 0
|
123 |
|
|
// modified this to remove the function and fix a max limit of 32 BRAMS
|
124 |
|
|
// parameter NUM_TL_TX_BRAMS = get_num_bram_pwr2(TL_TX_SIZE, BRAM_SIZE);
|
125 |
|
|
// parameter NUM_TL_RX_BRAMS = get_num_bram_pwr2(TL_RX_SIZE, BRAM_SIZE);
|
126 |
|
|
parameter NUM_TL_TX_BRAMS = (TL_TX_SIZE > 16*BRAM_SIZE) ? 32 :
|
127 |
|
|
(TL_TX_SIZE > 8*BRAM_SIZE) ? 16 :
|
128 |
|
|
(TL_TX_SIZE > 4*BRAM_SIZE) ? 8:
|
129 |
|
|
(TL_TX_SIZE > 2*BRAM_SIZE) ? 4:
|
130 |
|
|
(TL_TX_SIZE > BRAM_SIZE) ? 2:1;
|
131 |
|
|
parameter NUM_TL_RX_BRAMS = (TL_RX_SIZE > 16*BRAM_SIZE) ? 32 :
|
132 |
|
|
(TL_RX_SIZE > 8*BRAM_SIZE) ? 16 :
|
133 |
|
|
(TL_RX_SIZE > 4*BRAM_SIZE) ? 8:
|
134 |
|
|
(TL_RX_SIZE > 2*BRAM_SIZE) ? 4:
|
135 |
|
|
(TL_RX_SIZE > BRAM_SIZE) ? 2:1;
|
136 |
|
|
|
137 |
|
|
wire [63:0] bram_retry_dangle_douta;
|
138 |
|
|
wire [63:0] bram_tl_tx_dangle_douta;
|
139 |
|
|
wire [63:0] bram_tl_rx_dangle_douta;
|
140 |
|
|
// bram_common is a common single top level entity which is reused to model the three buffers
|
141 |
|
|
// writes are through port a and reads are through portb
|
142 |
|
|
|
143 |
|
|
// RELEASE NOTE: All BRAMs have fixed read latencies of 3 and require the output register
|
144 |
|
|
// to be enabled. Hence the parameter BRAM_OREG is set to 1 in all buffers
|
145 |
|
|
initial begin
|
146 |
|
|
$display("===== Number of BRAMS for RETRYRAM = %d =====",NUM_RETRY_BRAMS);
|
147 |
|
|
$display("===== Number of BRAMS for TL_TXRAM = %d =====",NUM_TL_TX_BRAMS);
|
148 |
|
|
$display("===== Number of BRAMS for TL_RXRAM = %d =====",NUM_TL_RX_BRAMS);
|
149 |
|
|
end
|
150 |
|
|
|
151 |
|
|
bram_common #(
|
152 |
|
|
.NUM_BRAMS(NUM_RETRY_BRAMS),
|
153 |
|
|
.ADDR_WIDTH(12),
|
154 |
|
|
.READ_LATENCY(RETRYRAMREADLATENCY),
|
155 |
|
|
.WRITE_LATENCY(RETRYRAMWRITELATENCY),
|
156 |
|
|
.WRITE_PIPE(RETRYWRITEPIPE),
|
157 |
|
|
.READ_ADDR_PIPE(RETRYREADADDRPIPE),
|
158 |
|
|
.READ_DATA_PIPE(RETRYREADDATAPIPE),
|
159 |
|
|
.BRAM_OREG(1)
|
160 |
|
|
|
161 |
|
|
)
|
162 |
|
|
bram_retry(
|
163 |
|
|
.clka(mim_dll_bclk),
|
164 |
|
|
.ena(mim_dll_bwen),
|
165 |
|
|
.wena(mim_dll_bwen),
|
166 |
|
|
.dina(mim_dll_bwdata),
|
167 |
|
|
.douta(bram_retry_dangle_douta),
|
168 |
|
|
.addra(mim_dll_bwadd),
|
169 |
|
|
.clkb(mim_dll_bclk),
|
170 |
|
|
.enb(mim_dll_bren),
|
171 |
|
|
.wenb(!mim_dll_bren),
|
172 |
|
|
.dinb(64'h00000000),
|
173 |
|
|
.doutb(mim_dll_brdata),
|
174 |
|
|
.addrb(mim_dll_bradd)
|
175 |
|
|
);
|
176 |
|
|
|
177 |
|
|
bram_common #(
|
178 |
|
|
.NUM_BRAMS(NUM_TL_TX_BRAMS),
|
179 |
|
|
.ADDR_WIDTH(13),
|
180 |
|
|
.READ_LATENCY(TLRAMREADLATENCY),
|
181 |
|
|
.WRITE_LATENCY(TLRAMWRITELATENCY),
|
182 |
|
|
.WRITE_PIPE(TXWRITEPIPE),
|
183 |
|
|
.READ_ADDR_PIPE(TXREADADDRPIPE),
|
184 |
|
|
.READ_DATA_PIPE(TXREADDATAPIPE),
|
185 |
|
|
.BRAM_OREG(1)
|
186 |
|
|
)
|
187 |
|
|
bram_tl_tx(
|
188 |
|
|
.clka(mim_tx_bwclk),
|
189 |
|
|
.ena(mim_tx_bwen),
|
190 |
|
|
.wena(mim_tx_bwen),
|
191 |
|
|
.dina(mim_tx_bwdata),
|
192 |
|
|
.douta(bram_tl_tx_dangle_douta),
|
193 |
|
|
.addra(mim_tx_bwadd),
|
194 |
|
|
.clkb(mim_tx_brclk),
|
195 |
|
|
.enb(mim_tx_bren),
|
196 |
|
|
.wenb(!mim_tx_bren),
|
197 |
|
|
.dinb(64'h00000000),
|
198 |
|
|
.doutb(mim_tx_brdata),
|
199 |
|
|
.addrb(mim_tx_bradd)
|
200 |
|
|
);
|
201 |
|
|
|
202 |
|
|
bram_common #(
|
203 |
|
|
.NUM_BRAMS(NUM_TL_RX_BRAMS),
|
204 |
|
|
.ADDR_WIDTH(13),
|
205 |
|
|
.READ_LATENCY(TLRAMREADLATENCY),
|
206 |
|
|
.WRITE_LATENCY(TLRAMWRITELATENCY),
|
207 |
|
|
.WRITE_PIPE(RXWRITEPIPE),
|
208 |
|
|
.READ_ADDR_PIPE(RXREADADDRPIPE),
|
209 |
|
|
.READ_DATA_PIPE(RXREADDATAPIPE),
|
210 |
|
|
.BRAM_OREG(1)
|
211 |
|
|
)
|
212 |
|
|
bram_tl_rx(
|
213 |
|
|
.clka(mim_rx_bwclk),
|
214 |
|
|
.ena(mim_rx_bwen),
|
215 |
|
|
.wena(mim_rx_bwen),
|
216 |
|
|
.dina(mim_rx_bwdata),
|
217 |
|
|
.douta(bram_tl_rx_dangle_douta),
|
218 |
|
|
.addra(mim_rx_bwadd),
|
219 |
|
|
.clkb(mim_rx_brclk),
|
220 |
|
|
.enb(mim_rx_bren),
|
221 |
|
|
.wenb(!mim_rx_bren),
|
222 |
|
|
.dinb(64'h00000000),
|
223 |
|
|
.doutb(mim_rx_brdata),
|
224 |
|
|
.addrb(mim_rx_bradd)
|
225 |
|
|
);
|
226 |
|
|
|
227 |
|
|
|
228 |
|
|
endmodule
|
229 |
|
|
|