OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [wishbone/] [block_test_generate/] [block_generate_wb_pkg.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dsmv
----------------------------------------------------------------------------------
2
-- Company:         ;)
3
-- Engineer:        Kuzmi4
4
-- 
5
-- Create Date:     17:40:25 05/21/2010 
6
-- Design Name:     
7
-- Module Name:     add_test_gen_pkg
8
-- Project Name:    
9
-- Target Devices:  
10
-- Tool versions:   
11
-- Description:     
12
--                  
13
--                  
14
--
15
-- Revision: 
16
-- Revision 0.01 - File Created
17
--
18
----------------------------------------------------------------------------------
19
library IEEE;
20
use IEEE.STD_LOGIC_1164.ALL;
21
 
22
package block_generate_wb_pkg is
23
 
24
COMPONENT ctrl_fifo1024x64_st_v1
25
  PORT (
26
    clk : IN STD_LOGIC;
27
    rst : IN STD_LOGIC;
28
    din : IN STD_LOGIC_VECTOR(63 DOWNTO 0);
29
    wr_en : IN STD_LOGIC;
30
    rd_en : IN STD_LOGIC;
31
    dout : OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
32
    full : OUT STD_LOGIC;
33
    empty : OUT STD_LOGIC;
34
    prog_full : OUT STD_LOGIC
35
  );
36
END COMPONENT ctrl_fifo1024x64_st_v1;
37
 
38
component block_generate_wb_burst_slave
39
port
40
(
41
    --
42
    -- SYS_CON
43
    i_clk : IN STD_LOGIC;
44
    i_rst : IN STD_LOGIC;
45
    --
46
    -- WB BURST SLAVE IF (READ-ONLY IF)
47
    iv_wbs_burst_addr   : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
48
    iv_wbs_burst_sel    : IN STD_LOGIC_VECTOR( 7 DOWNTO 0);
49
    i_wbs_burst_we      : IN STD_LOGIC;
50
    i_wbs_burst_cyc     : IN STD_LOGIC;
51
    i_wbs_burst_stb     : IN STD_LOGIC;
52
    iv_wbs_burst_cti    : IN STD_LOGIC_VECTOR( 2 DOWNTO 0);
53
    iv_wbs_burst_bte    : IN STD_LOGIC_VECTOR( 1 DOWNTO 0);
54
 
55
    ov_wbs_burst_data   : OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
56
    o_wbs_burst_ack     : OUT STD_LOGIC;
57
    o_wbs_burst_err     : OUT STD_LOGIC;
58
    o_wbs_burst_rty     : OUT STD_LOGIC;
59
    --
60
    -- TEST_GEN_FIFO IF
61
    iv_test_gen_fifo_data       : IN STD_LOGIC_VECTOR(63 DOWNTO 0);
62
    o_test_gen_fifo_rd          : OUT STD_LOGIC;
63
    i_test_gen_fifo_full        : IN STD_LOGIC;
64
    i_test_gen_fifo_empty       : IN STD_LOGIC;
65
    i_test_gen_fifo_prog_full   : IN STD_LOGIC
66
);
67
end component block_generate_wb_burst_slave;
68
 
69
end package block_generate_wb_pkg;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.