OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [wishbone/] [doc/] [en/] [wishbone_test_en.htm] - Blame information for rev 13

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 dsmv
<Html>
2
<Head>
3
 <Title>Прошивка ПЛИС AMBPEX8_v11_ADMTEST</Title>
4
 <Meta Http-equiv="Content-Type" Content="text/html; Charset=windows-1251">
5
 <Link Rel="StyleSheet" Type="text/css" Href="style.css">
6
</Head>
7
<Body LeftMargin="5" TopMargin="5" BgColor="#ffffff">
8
 
9 13 dsmv
<h1>WISHBONE_TEST</h1>
10 12 dsmv
<hr>
11
<h2>General</h2>
12
<table border="0" width="90%" cellpadding="6" cellspacing="1">
13
  <tr>
14
    <td width="24%" valign="top">
15
<b>
16
Назначение</b></td>
17
    <td width="76%">    Check data exchange</td>
18
  </tr>
19
  </table>
20
&nbsp;
21
<h3>List of BAR1 resources </h3>
22
<table border="2" cellspacing="0" width="92%" bordercolorlight="#000000" bordercolordark="#000000" cellpadding="2" style="border-collapse: collapse">
23
  <tr>
24
    <td width="7%" align="center"><b>№</b></td>
25
    <td width="19%" align="center"><b>Адрес</b></td>
26
    <td width="14%" align="center">
27
        <p align="left"><b>Name</b></td>
28
    <td width="38%"><b>Description</b></td>
29
  </tr>
30
  <tr>
31
    <td width="7%" align="center">0</td>
32
    <td width="19%" align="center">0x0000 - 0x0FFF</td>
33 13 dsmv
    <td width="14%" align="left"><a href="block_test_check_en.htm">TEST_CHECK<span lang="ru">_</span>CFG</a></td>
34 12 dsmv
    <td width="38%">Block<span lang="ru"> </span>TEST_CHECK</td>
35
  </tr>
36
  <tr>
37
    <td width="7%" align="center">1</td>
38
    <td width="19%" align="center">0x1000 - 0x1FFF</td>
39
    <td width="14%" align="left">TEST_CHECK_DATA</td>
40
    <td width="38%"><span lang="ru">DATA area</span> of the block<span lang="ru">
41
        </span>TEST_CHECK</td>
42
  </tr>
43
  <tr>
44
    <td width="7%" align="center">2</td>
45
    <td width="19%" align="center">0x2000 - 0x2FFF</td>
46 13 dsmv
    <td width="14%" align="left"><a href="block_test_generate_en.htm">TEST_GEN_CGF</a></td>
47 12 dsmv
    <td width="38%">Block<span lang="ru"> </span>TEST_GEN</td>
48
  </tr>
49
  <tr>
50
    <td width="7%" align="center">3</td>
51
    <td width="19%" align="center">0x3000 - 0x3FFF</td>
52
    <td width="14%" align="left">TEST_GEN_DATA</td>
53
    <td width="38%"><span lang="ru">DATA area</span> of the block<span lang="ru"> </span>TEST_GEN</td>
54
  </tr>
55
  </table>
56
<h3>Interrupts and DMA request</h3>
57
<p>Block<span lang="ru"> </span>TEST_CHECK generate a query<span lang="ru">
58
</span>DMAR0.</p>
59
<p>Block<span lang="ru"> </span>TEST_CHECK generate a query<span lang="ru">
60
</span>DMAR0.</p>
61
<p>Interrupt request is not&nbsp; generated.</p>
62
 
63
 
64
 
65
 
66
<h3>Description</h3>
67
<p>There is a two control block in the BAR1 area. TEST_CHECK_CFG and
68
TEST_CHECK_DATA checked test sequence. TEST_GEN_CFG and TEST_GEN DATA generation
69
test sequence.</p>
70
<p>Access to the TEST_CHECK_CFG&nbsp; and the TEST_GEN_CFG&nbsp; can only be a
71
single 32th command. Byte operations are not supported.</p>
72
<p>Access the the TEST_CHECK_DATA and the TEST_GEN_DATA can only burst command
73
via DMA.</p>
74
<hr>
75
<p>&nbsp;</p>
76
<p>&nbsp;</p>
77
 
78
</Body>
79
</Html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.