OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [core/] [wishbone/] [testbecnh/] [dev_wb_cross/] [sim/] [zz_do/] [setup_sim.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dsmv
#
2
#
3
quit -sim
4
#
5
#
6
echo Cre WORK lib
7
if {[file exists "work"]} { vdel -all}
8
vlib work
9
 
10
#
11
#
12
echo Compile SRC:
13
 
14
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_top.v
15
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_slave_if.v
16
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_master_if.v
17
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_msel.v
18
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_arb.v
19
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_pri_enc.v
20
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_pri_dec.v
21
vlog -quiet ../../../../../src/wishbone/cross/wb_conmax_rf.v
22
 
23
#
24
#
25
vlog -sv -quiet tb.v
26
 
27
#
28
#
29
vsim -t ps -novopt work.tb
30
 
31
#
32
#
33
log -r /*
34
 
35
#
36
#
37
do wave.do
38
 
39
#
40
#
41
run -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.