OpenCores
URL https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk

Subversion Repositories pcie_ds_dma

[/] [pcie_ds_dma/] [trunk/] [projects/] [ambpex5_sx50t_wishbone/] [src/] [testbench/] [ahdl/] [run_ahdl.tcl] - Blame information for rev 17

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 dsmv
#
2
# AHDL regression script.
3
#
4
 
5
 
6
# ROOT/TC folders, etc:
7
#
8
set ROOT   [pwd]
9
 
10
set FAIL_MSG "TEST finished with ERR"
11
set PASS_MSG "TEST finished successfully"
12
 
13
set glbl_log "src/testbench/log/global_tc_summary.log"
14
 
15
cd $dsn
16
 
17
set    glbl_log_file [open $glbl_log w]
18
puts  $glbl_log_file "Global AMBPEX5_WISHBONE TC log:"
19
close $glbl_log_file
20
 
21
#
22
# Procedure:
23
#
24
proc set_and_run {} {
25
         set StdArithNoWarnings   1
26
         set NumericStdNoWarnings 1
27
         set BreakOnAssertion     2
28
 
29
        run -all
30
 
31
        quit -sim
32
}
33
 
34
proc parse_log { filename tc_name } {
35
        set err_cnt 0
36
        set openfile [open $filename r]
37
        set ret 0
38
        while {[gets $openfile buffer] >= 0} {
39
 
40
                set ret [string first $::PASS_MSG $buffer  1]
41
                #echo $ret
42
                if { $ret>0 } {
43
                        incr err_cnt
44
                }
45
 
46
        }
47
        if {$err_cnt>0} {return "$tc_name PASSED"} else {return "$tc_name FAILED"}
48
        close $openfile
49
}
50
 
51
proc run_test { tc_name tc_id tc_time } {
52
 set log_name  "src/testbench/log/console_"
53
 set log_name $log_name$tc_name.log
54
 
55
 #set log_test  "src\\testbench\\log\\file_"
56
 #set log_test $log_test$tc_name.log               
57
 
58
 
59
        transcript to $log_name
60
        asim -noglitch -noglitchmsg +notimingchecks +no_tchk_msg -relax glbl -ieee_nowarn -O5 -L secureip -g test_id=$tc_id +access +r +m+$tc_name stend_ambpex5_wishbone stend_ambpex5_wishbone
61
        #asim -ieee_nowarn -g test_id=$tc_id -g test_log=$log_test   +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
62
        run $tc_time
63
        endsim;
64
 
65
        set    glog_file [open $::glbl_log a]
66
        puts  $glog_file [parse_log $log_name $tc_name ]
67
        close $glog_file
68
 
69
}
70
 
71
#
72
# Main BODY:
73
#
74
 
75
#
76
# 
77
cd $dsn
78
 
79
#
80
#
81
onerror {resume}
82
 
83
run_test "test_dsc_incorrect"  0  "300 us"
84
run_test "test_read_4kB"           1  "300 us"
85
run_test "test_adm_read_8kb"   2  "350 us"
86
 
87
exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.