1 |
2 |
dsmv |
|
2 |
|
|
#ifndef __BOARD_H__
|
3 |
|
|
#define __BOARD_H__
|
4 |
|
|
|
5 |
|
|
#ifndef __BRD_RESOURCE_H__
|
6 |
|
|
#include "brd_resource.h"
|
7 |
|
|
#endif
|
8 |
|
|
#ifndef __BRD_INFO_H__
|
9 |
|
|
#include "brd_info.h"
|
10 |
|
|
#endif
|
11 |
|
|
|
12 |
|
|
#include <vector>
|
13 |
|
|
#include <string>
|
14 |
|
|
#include <stdint.h>
|
15 |
|
|
|
16 |
|
|
typedef uint8_t u8;
|
17 |
|
|
typedef uint16_t u16;
|
18 |
|
|
typedef uint32_t u32;
|
19 |
|
|
typedef int32_t s32;
|
20 |
|
|
typedef uint64_t u64;
|
21 |
|
|
|
22 |
|
|
#ifndef _CTRL_STRM_H_
|
23 |
|
|
#include "ctrlstrm.h"
|
24 |
|
|
#endif
|
25 |
|
|
|
26 |
|
|
class board {
|
27 |
|
|
|
28 |
|
|
private:
|
29 |
|
|
|
30 |
|
|
virtual int core_open(const char *name) = 0;
|
31 |
|
|
virtual int core_init() = 0;
|
32 |
|
|
virtual int core_reset() = 0;
|
33 |
|
|
virtual int core_close() = 0;
|
34 |
|
|
virtual int core_load_dsp() = 0;
|
35 |
|
|
virtual int core_load_pld() = 0;
|
36 |
|
|
virtual int core_board_info() = 0;
|
37 |
|
|
virtual int core_pld_info() = 0;
|
38 |
|
|
virtual int core_resource() = 0;
|
39 |
|
|
|
40 |
|
|
virtual u32 core_alloc(int DmaChan, BRDctrl_StreamCBufAlloc* sSCA) = 0;
|
41 |
|
|
virtual u32 core_allocate_memory(int DmaChan, void** pBuf, u32 blkSize, u32 blkNum, u32 isSysMem, u32 dir, u32 addr) = 0;
|
42 |
|
|
virtual u32 core_free_memory(int DmaChan) = 0;
|
43 |
|
|
virtual u32 core_start_dma(int DmaChan, int IsCycling) = 0;
|
44 |
|
|
virtual u32 core_stop_dma(int DmaChan) = 0;
|
45 |
|
|
virtual u32 core_state_dma(int DmaChan, u32 msTimeout, int& state, u32& blkNum) = 0;
|
46 |
|
|
virtual u32 core_wait_buffer(int DmaChan, u32 msTimeout) = 0;
|
47 |
|
|
virtual u32 core_wait_block(int DmaChan, u32 msTimeout) = 0;
|
48 |
|
|
virtual u32 core_reset_fifo(int DmaChan) = 0;
|
49 |
|
|
virtual u32 core_set_local_addr(int DmaChan, u32 addr) = 0;
|
50 |
|
|
virtual u32 core_adjust(int DmaChan, u32 mode) = 0;
|
51 |
|
|
virtual u32 core_done(int DmaChan, u32 blockNumber) = 0;
|
52 |
|
|
|
53 |
|
|
virtual u32 core_reg_peek_dir( u32 trd, u32 reg ) = 0;
|
54 |
|
|
virtual u32 core_reg_peek_ind( u32 trd, u32 reg ) = 0;
|
55 |
|
|
virtual void core_reg_poke_dir( u32 trd, u32 reg, u32 val ) = 0;
|
56 |
|
|
virtual void core_reg_poke_ind( u32 trd, u32 reg, u32 val ) = 0;
|
57 |
|
|
virtual u32 core_bar0_read( u32 addr ) = 0;
|
58 |
|
|
virtual void core_bar0_write( u32 addr, u32 val ) = 0;
|
59 |
|
|
virtual u32 core_bar1_read( u32 addr ) = 0;
|
60 |
|
|
virtual void core_bar1_write( u32 addr, u32 val ) = 0;
|
61 |
|
|
|
62 |
|
|
public:
|
63 |
|
|
board();
|
64 |
|
|
virtual ~board();
|
65 |
|
|
|
66 |
|
|
int brd_open(const char *name);
|
67 |
|
|
int brd_init();
|
68 |
|
|
int brd_reset();
|
69 |
|
|
int brd_close();
|
70 |
|
|
int brd_load_dsp();
|
71 |
|
|
int brd_load_pld();
|
72 |
|
|
|
73 |
|
|
int brd_board_info();
|
74 |
|
|
int brd_pld_info();
|
75 |
|
|
int brd_resource();
|
76 |
|
|
|
77 |
|
|
//! Методы управления каналами DMA BRDSHELL
|
78 |
|
|
u32 dma_alloc(int DmaChan, BRDctrl_StreamCBufAlloc* sSCA);
|
79 |
|
|
u32 dma_allocate_memory(int DmaChan, void** pBuf, u32 blkSize, u32 blkNum, u32 isSysMem, u32 dir, u32 addr);
|
80 |
|
|
u32 dma_free_memory(int DmaChan);
|
81 |
|
|
u32 dma_start(int DmaChan, int IsCycling);
|
82 |
|
|
u32 dma_stop(int DmaChan);
|
83 |
|
|
u32 dma_state(int DmaChan, u32 msTimeout, int& state, u32& blkNum);
|
84 |
|
|
u32 dma_wait_buffer(int DmaChan, u32 msTimeout);
|
85 |
|
|
u32 dma_wait_block(int DmaChan, u32 msTimeout);
|
86 |
|
|
u32 dma_reset_fifo(int DmaChan);
|
87 |
|
|
u32 dma_set_local_addr(int DmaChan, u32 addr);
|
88 |
|
|
u32 dma_adjust(int DmaChan, u32 mode);
|
89 |
|
|
u32 dma_done(int DmaChan, u32 blockNumber);
|
90 |
|
|
|
91 |
|
|
//-----------------------------
|
92 |
|
|
|
93 |
|
|
u32 brd_reg_peek_dir( u32 trd, u32 reg );
|
94 |
|
|
u32 brd_reg_peek_ind( u32 trd, u32 reg );
|
95 |
|
|
void brd_reg_poke_dir( u32 trd, u32 reg, u32 val );
|
96 |
|
|
void brd_reg_poke_ind( u32 trd, u32 reg, u32 val );
|
97 |
|
|
u32 brd_bar0_read( u32 offset );
|
98 |
|
|
void brd_bar0_write( u32 offset, u32 val );
|
99 |
|
|
u32 brd_bar1_read( u32 offset );
|
100 |
|
|
void brd_bar1_write( u32 offset, u32 val );
|
101 |
|
|
};
|
102 |
|
|
|
103 |
|
|
//#define RegPeekDir(trd, reg) brd_reg_peek_dir((trd), (reg))
|
104 |
|
|
//#define RegPeekInd(trd, reg) brd_reg_peek_ind((trd), (reg));
|
105 |
|
|
//#define RegPokeDir(trd, reg, val) brd_reg_poke_dir((trd), (reg), (val));
|
106 |
|
|
//#define RegPokeOnd(trd, reg, val) brd_reg_poke_ind((trd), (reg), (val));
|
107 |
|
|
|
108 |
|
|
#endif //__BOARD_H__
|