OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [branches/] [placas_1.0/] [placas/] [FPGA/] [libreria/] [DIP4-8_OSC.mod] - Blame information for rev 336

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 guanucolui
PCBNEW-LibModule-V1  jue 08 mar 2012 12:33:34 ART
2
# encoding utf-8
3
$INDEX
4
DIP4-8_OSC
5
$EndINDEX
6
$MODULE DIP4-8_OSC
7
Po 0 0 0 15 4AAE6004 4F58D144 ~~
8
Li DIP4-8_OSC
9
Cd Module Dil 14 pins, pads ronds
10
Kw DIL
11
Sc 4F58D144
12
AR DIP4-8_OSC
13
Op 0 0 0
14
T0 -3000 0 400 400 900 70 N V 21 N "OSC1"
15
T1 1100 0 400 400 0 80 N I 21 N "OSC"
16
T2 -2000 1100 300 300 0 60 N V 21 N "NC"
17
T2 -2100 -1050 300 300 0 60 N V 21 N "Vcc"
18
DS 0 750 0 1050 60 21
19
DS 950 750 0 750 60 21
20
DS 2150 750 3000 750 60 21
21
DS 3000 750 3000 1050 60 21
22
T2 1550 750 300 300 0 60 N V 21 N "GND"
23
DS 1100 -800 0 -800 60 21
24
DS 0 -800 0 -1100 60 21
25
DS 2250 -800 3000 -800 60 21
26
DS 3000 -800 3000 -1100 60 21
27
T2 1700 -800 300 300 0 60 N V 21 N "CLK"
28
DS 500 1500 2500 1500 60 21
29
DS -2500 1500 -500 1500 60 21
30
DS 500 -1500 2500 -1500 60 21
31
DS -2500 -1500 -500 -1500 60 21
32
DS -3500 1500 -4000 1500 80 21
33
DS 4000 1500 3500 1500 80 21
34
DS 3500 -1500 4000 -1500 80 21
35
DS -4000 -1500 -3500 -1500 80 21
36
DS 4000 -1500 4000 1500 80 21
37
DS -4000 1500 -4000 -1500 80 21
38
DS -4000 -500 -3500 -500 80 21
39
DS -3500 -500 -3500 500 80 21
40
DS -3500 500 -4000 500 80 21
41
$PAD
42
Sh "NC" R 600 600 0 0 0
43
Dr 280 0 0
44
At STD N 00C0FFFF
45
Ne 0 ""
46
Po -3000 1500
47
$EndPAD
48
$PAD
49
Sh "GND" C 500 500 0 0 0
50
Dr 280 0 0
51
At STD N 00E0FFFF
52
Ne 1 "DGND_1"
53
Po 3000 1500
54
$EndPAD
55
$PAD
56
Sh "CLK" C 500 500 0 0 0
57
Dr 280 0 0
58
At STD N 00E0FFFF
59
Ne 2 "N-000019"
60
Po 3000 -1500
61
$EndPAD
62
$PAD
63
Sh "Vcc" C 500 500 0 0 0
64
Dr 280 0 0
65
At STD N 00E0FFFF
66
Ne 3 "Vcco_1"
67
Po -3000 -1500
68
$EndPAD
69
$PAD
70
Sh "GND" C 500 500 0 0 0
71
Dr 280 0 0
72
At STD N 00E0FFFF
73
Ne 1 "DGND_1"
74
Po 0 1500
75
$EndPAD
76
$PAD
77
Sh "CLK" C 500 500 0 0 0
78
Dr 280 0 0
79
At STD N 00E0FFFF
80
Ne 2 "N-000019"
81
Po 0 -1500
82
$EndPAD
83
$SHAPE3D
84
Na "../libs/xtal_ret.wrl"
85
Sc 1.000000 1.000000 1.000000
86
Of 0.000000 0.000000 0.100000
87
Ro 0.000000 0.000000 0.000000
88
$EndSHAPE3D
89
$EndMODULE  DIP4-8_OSC
90
$EndLIBRARY

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.