URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [branches/] [placas_1.0/] [placas/] [FPGA/] [tmp/] [fpga_2_max.pro] - Blame information for rev 85

Details | Compare with Previous | View Log


update=lun 28 may 2012 22:27:00 ART
last_client=pcbnew
[pcbnew]
version=1
PadDrlX=320
PadDimH=600
PadDimV=600
BoardThickness=630
RouteTo=15
RouteBo=0
Segm45=1
Racc45=1
SgPcb45=1
TxtPcbV=800
TxtPcbH=600
TxtModV=600
TxtModH=600
TxtModW=120
VEgarde=100
DrawLar=150
EdgeLar=150
TxtLar=120
MSegLar=150
WpenSer=10
[pcbnew/libraries]
LibDir=
LibName1=sockets
LibName2=connect
LibName3=discret
LibName4=pin_array
LibName5=divers
LibName6=libcms
LibName7=display
LibName8=valves
LibName9=led
LibName10=dip_sockets
LibName11=libreria/w_smd_dil
LibName12=libreria/XCF01S-VO20

Line No.	Rev	Author	Line
1	17	guanucolui	`update=lun 28 may 2012 22:27:00 ART`
2			`last_client=pcbnew`
3			`[pcbnew]`
4			`version=1`
5			`PadDrlX=320`
6			`PadDimH=600`
7			`PadDimV=600`
8			`BoardThickness=630`
9			`RouteTo=15`
10			`RouteBo=0`
11			`Segm45=1`
12			`Racc45=1`
13			`SgPcb45=1`
14			`TxtPcbV=800`
15			`TxtPcbH=600`
16			`TxtModV=600`
17			`TxtModH=600`
18			`TxtModW=120`
19			`VEgarde=100`
20			`DrawLar=150`
21			`EdgeLar=150`
22			`TxtLar=120`
23			`MSegLar=150`
24			`WpenSer=10`
25			`[pcbnew/libraries]`
26			`LibDir=`
27			`LibName1=sockets`
28			`LibName2=connect`
29			`LibName3=discret`
30			`LibName4=pin_array`
31			`LibName5=divers`
32			`LibName6=libcms`
33			`LibName7=display`
34			`LibName8=valves`
35			`LibName9=led`
36			`LibName10=dip_sockets`
37			`LibName11=libreria/w_smd_dil`
38			`LibName12=libreria/XCF01S-VO20`

Browse

Tools

Subversion Repositories phr

[/] [phr/] [branches/] [placas_1.0/] [placas/] [FPGA/] [tmp/] [fpga_2_max.pro] - Blame information for rev 85