1 |
288 |
maximiq |
\documentclass[portrait,a0paper,fontscale=0.260]{baposter}
|
2 |
|
|
|
3 |
|
|
\usepackage [utf8] {inputenc}
|
4 |
|
|
\usepackage [spanish] {babel}
|
5 |
|
|
|
6 |
|
|
\usepackage{times}
|
7 |
|
|
\usepackage{graphicx}
|
8 |
|
|
\graphicspath{{images/}}
|
9 |
|
|
|
10 |
|
|
\usepackage{multicol}
|
11 |
|
|
|
12 |
|
|
%\definecolor{lightBlue}{rgb}{0.834,0.836,0.838}
|
13 |
|
|
\definecolor{lightBlue}{rgb}{1,1,1}
|
14 |
|
|
\definecolor{darkBlue}{rgb}{0.055,0.59,1}
|
15 |
|
|
|
16 |
|
|
%\definecolor{lightBlue}{rgb}{0.55,0.55,0.9}
|
17 |
|
|
%\definecolor{darkBlue}{rgb}{0.085,0.085,0.312}
|
18 |
|
|
\definecolor{lightBG}{rgb}{1,1,1}
|
19 |
|
|
\definecolor{darkBG}{rgb}{0.8,0.8,0.8}
|
20 |
|
|
|
21 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
22 |
|
|
% Save space in lists. Use this after the opening of the list
|
23 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
24 |
|
|
\newcommand{\compresslist}{%
|
25 |
|
|
\setlength{\itemsep}{0pt}%
|
26 |
|
|
\setlength{\parskip}{0pt}%
|
27 |
|
|
\setlength{\parsep}{0pt}%
|
28 |
|
|
}
|
29 |
|
|
|
30 |
|
|
\begin{document}
|
31 |
|
|
|
32 |
|
|
\begin{poster}{
|
33 |
|
|
grid=false,
|
34 |
|
|
columns=6,
|
35 |
|
|
% Column spacing
|
36 |
|
|
colspacing=0.7em,
|
37 |
|
|
% Color style
|
38 |
|
|
headerColorOne=cyan!20!white!90!black,
|
39 |
|
|
borderColor=black,
|
40 |
|
|
% Format of textbox
|
41 |
|
|
textborder=roundedleft,
|
42 |
|
|
boxColorOne=white,
|
43 |
|
|
linewidth=1.5pt,
|
44 |
|
|
% Format of text header
|
45 |
|
|
headerborder=open,
|
46 |
|
|
headershape=roundedright,
|
47 |
|
|
headershade=shadeTB,
|
48 |
|
|
headerColorOne=darkBlue,
|
49 |
|
|
headerColorTwo=lightBlue,
|
50 |
|
|
headerfont=\large\sffamily\textbf,
|
51 |
|
|
headerFontColor=black,
|
52 |
|
|
background=plain, %shadeTD
|
53 |
|
|
bgColorOne=lightBG,
|
54 |
|
|
bgColorTwo=darkBG,
|
55 |
|
|
headerheight=0.12\textheight,
|
56 |
|
|
eyecatcher=false
|
57 |
|
|
}
|
58 |
|
|
{ % Poster eye catcher (top-left logo)
|
59 |
|
|
Eye Catcher, empty if option eyecatcher=no
|
60 |
|
|
}
|
61 |
|
|
{ %Poster title
|
62 |
|
|
\huge \sffamily Plataforma de Hardware Reconfigurable
|
63 |
|
|
}
|
64 |
|
|
{ % poster Authors
|
65 |
|
|
\large{\\[0.5ex]
|
66 |
|
|
Luis Alberto Guanuco (lguanuco@electronica.frc.utn.edu.ar)\\
|
67 |
|
|
Sergio Daniel Olmedo (solmedo@scdt.frc.utn.edu.ar)\\
|
68 |
|
|
Alexis Maximiliano Quinteros (50214@electronica.frc.utn.edu.ar)}
|
69 |
|
|
}
|
70 |
|
|
{ % University logo (top-right logo)
|
71 |
|
|
\begin{tabular}{r}
|
72 |
|
|
\includegraphics[height=0.04\textheight]{CUDARlogo.pdf}\\
|
73 |
|
|
\includegraphics[height=0.035\textheight]{UTNlogo.pdf}
|
74 |
|
|
\end{tabular}
|
75 |
|
|
}
|
76 |
|
|
|
77 |
|
|
|
78 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
79 |
|
|
%%% Now define the boxes that make up the poster
|
80 |
|
|
%%%---------------------------------------------------------------------------
|
81 |
|
|
%%% Each box has a name and can be placed absolutely or relatively.
|
82 |
|
|
%%% The only inconvenience is that you can only specify a relative position
|
83 |
|
|
%%% towards an already declared box. So if you have a box attached to the
|
84 |
|
|
%%% bottom, one to the top and a third one which should be inbetween, you
|
85 |
|
|
%%% have to specify the top and bottom boxes before you specify the middle
|
86 |
|
|
%%% box.
|
87 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
88 |
|
|
|
89 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
90 |
|
|
\headerbox{Introducción} {name=contribution,column=0,row=0,span=3}{
|
91 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
92 |
|
|
El proyecto Plataforma de Hardware Reconfigurable tiene como objetivo principal desarrollar recursos académicos para la difusión y actualización tecnológica relacionado al área digital a través de Dispositivos Lógicos Programables (PLDs).
|
93 |
|
|
|
94 |
|
|
El desarrollo comprende el diseño de hardware y software que se publican bajo licencias libres.
|
95 |
|
|
|
96 |
|
|
}
|
97 |
|
|
|
98 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
99 |
|
|
\headerbox{Características de la PHR}{name=dos,column=0,below=contribution, span=3}{
|
100 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
101 |
|
|
\begin{description}
|
102 |
|
|
\compresslist
|
103 |
|
|
\item [FPGA:] Xilinx Spartan-3A XC3S200A (encapsulado VQG100).
|
104 |
|
|
\item [Memoria PROM:] Xilinx XCF02S.
|
105 |
|
|
\item [Voltaje de entrada:] 5V.
|
106 |
|
|
\item [Relojes:] Un reloj fijo y tres seleccionables:
|
107 |
|
|
\begin{description}
|
108 |
|
|
\compresslist
|
109 |
|
|
\item [Clock 0:] 50 MHz.
|
110 |
|
|
\item [Clock 1:] 16 MHz, 1 MHz, 500 kHz y 250 kHz.
|
111 |
|
|
\item [Clock 2:] 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
|
112 |
|
|
\item [Clock 3:] 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
|
113 |
|
|
\end{description}
|
114 |
|
|
\item [Conectores con E/S de propósito general:] 28 pines en total.
|
115 |
|
|
\item [Periféricos:] 8 LEDs, 8 llaves (DIP switch), 4 pulsadores, Display de 7 segmentos cuádruple, Puerto serie.
|
116 |
|
|
|
117 |
|
|
\end{description}
|
118 |
|
|
}
|
119 |
|
|
|
120 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
121 |
|
|
\headerbox{Diagrama de bloques}{name=tres,column=3,row=0,span=3}{
|
122 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
123 |
|
|
\begin{center}
|
124 |
|
|
\includegraphics[width=0.95\textwidth]{block.pdf}
|
125 |
|
|
\end{center}
|
126 |
|
|
}
|
127 |
|
|
|
128 |
|
|
|
129 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
130 |
|
|
\headerbox{Placas del proyecto}{name=diez,column=0,below=dos,span=4}{
|
131 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
132 |
|
|
\begin{center}
|
133 |
|
|
\includegraphics[height=0.25\textwidth]{phr.png}\hspace{2em}
|
134 |
|
|
\includegraphics[height=0.25\textwidth]{phr_top.png}
|
135 |
|
|
\end{center}
|
136 |
|
|
|
137 |
|
|
La \emph{Plataforma de Hardware Reconfigurable} consiste fundamentalmente en tres módulos
|
138 |
|
|
de soporte físico. El módulo principal es la placa PHR donde se encuentran el chip FPGA, relojes,
|
139 |
|
|
interfaces de entradas y salidas, periféricos (tales como LEDs, botones, llaves DIP, Displays de siete
|
140 |
|
|
segmentos), etc. Además tiene conectores especiales para otros dos módulos sin los cuales la placa principal carece de funcionalidad.
|
141 |
|
|
|
142 |
|
|
|
143 |
|
|
\begin{multicols}{2}
|
144 |
|
|
\begin{center}
|
145 |
|
|
\includegraphics[width=0.35\textwidth]{s3power.png}
|
146 |
|
|
\end{center}
|
147 |
|
|
|
148 |
|
|
Para cumplir con las especificaciones se utiliza la placa S3Power, que fue desarrollada por el Instituto Nacional de Tecnología Industrial (INTI) y que está disponible bajo licencia GNU.
|
149 |
|
|
|
150 |
|
|
La función de la placa S3Power la realiza principalmente el chip TPS75003 el cuál tiene un regulador lineal y controladores para dos fuentes conmutadas, lo cual permite suministrar energía regulada con tres valores de tensión y distintas características de arranque. Los voltajes utilizados por la FPGA son de 1.2V, 2.5V y 3.3V.
|
151 |
|
|
|
152 |
|
|
|
153 |
|
|
\columnbreak
|
154 |
|
|
|
155 |
|
|
\begin{center}
|
156 |
|
|
\includegraphics[width=0.44\textwidth]{oocdlink.png}
|
157 |
|
|
\end{center}
|
158 |
|
|
|
159 |
|
|
Esta placa es la interfaz que permite la comunicación entre una computadora y la placa PHR. Su característica modular, o de circuito separado de la placa PHR principal, hace que su utilización no quede restringida a la FPGA y posibilita la interacción con los multiples dispositivos que soportan JTAG.
|
160 |
|
|
|
161 |
|
|
La placa OOCD Link incluye el chip FT2232D que establece una interfaz JTAG controlable mediante una conexión USB.
|
162 |
|
|
|
163 |
|
|
|
164 |
|
|
\end{multicols}
|
165 |
|
|
|
166 |
|
|
}
|
167 |
|
|
|
168 |
|
|
|
169 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
170 |
|
|
\headerbox{Configuración de la FPGA}{name=trece,column=4,below=dos, span=2}{
|
171 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
172 |
|
|
\begin{center}
|
173 |
|
|
\includegraphics[width=.9\textwidth]{front-end.pdf}
|
174 |
|
|
\end{center}
|
175 |
|
|
|
176 |
|
|
Para transferir el diseño del usuario a la FPGA, PHR se sirve de las funciones de xc3sprog, un conjunto de aplicaciones de licencia libre que funciona en linea de comandos y que puede programar varios dispositivos mediante JTAG.
|
177 |
|
|
|
178 |
|
|
No obstante su funcionalidad, xc3sprog puede resultar no intuitivo para el usuario principiante,
|
179 |
|
|
por lo que se ofrece una interfaz gráfica denominada PHR GUI para invocar a xc3sprog de una manera muy simple.
|
180 |
|
|
|
181 |
|
|
}
|
182 |
|
|
|
183 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
184 |
|
|
\headerbox{Referencias}{name=ref,column=4,below=trece, span=2}{
|
185 |
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
186 |
|
|
References.
|
187 |
|
|
|
188 |
|
|
}
|
189 |
|
|
|
190 |
|
|
|
191 |
|
|
\end{poster}
|
192 |
|
|
|
193 |
|
|
\end{document}
|
194 |
|
|
|