OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [trunk/] [doc/] [eventos/] [PHRposter SASE14/] [latex/] [poster.tex] - Blame information for rev 363

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 363 maximiq 
\documentclass[portrait,a0paper,fontscale=0.260]{baposter}
2 
 
3 
\usepackage [utf8] {inputenc}
4 
\usepackage [spanish] {babel}
5 
 
6 
\usepackage{times}
7 
\usepackage{graphicx}
8 
\graphicspath{{images/}}
9 
 
10 
\usepackage{multicol}
11 
 
12 
%\definecolor{lightBlue}{rgb}{0.834,0.836,0.838}
13 
\definecolor{lightBlue}{rgb}{1,1,1}
14 
\definecolor{darkBlue}{rgb}{0.055,0.59,1}
15 
 
16 
%\definecolor{lightBlue}{rgb}{0.55,0.55,0.9}
17 
%\definecolor{darkBlue}{rgb}{0.085,0.085,0.312}
18 
\definecolor{lightBG}{rgb}{1,1,1}
19 
\definecolor{darkBG}{rgb}{0.8,0.8,0.8}
20 
 
21 
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
22 
 % Save space in lists. Use this after the opening of the list
23 
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
24 
 \newcommand{\compresslist}{%
25 
 \setlength{\itemsep}{0pt}%
26 
 \setlength{\parskip}{0pt}%
27 
 \setlength{\parsep}{0pt}%
28 
 }
29 
 
30 
\begin{document}
31 
 
32 
\begin{poster}{
33 
 grid=false,
34 
 columns=6,
35 
 % Column spacing
36 
 colspacing=0.7em,
37 
 % Color style
38 
 headerColorOne=cyan!20!white!90!black,
39 
 borderColor=black,
40 
 % Format of textbox
41 
 %textborder=roundedleft,
42 
textborder=rectangle,
43 
boxColorOne=white,
44 
linewidth=1.5pt,
45 
 % Format of text header
46 
headerborder=open,
47 
%headershape=roundedright,
48 
headershape=rectangle,
49 
headershade=shadeTB,
50 
headerColorOne=darkBlue,
51 
headerColorTwo=lightBlue,
52 
headerfont=\large\sffamily\textbf,
53 
headerFontColor=black,
54 
background=plain, %shadeTD
55 
bgColorOne=lightBG,
56 
bgColorTwo=darkBG,
57 
%headerheight=0.12\textheight,
58 
headerheight=0.17\textheight,  % por el banner de sase
59 
eyecatcher=false
60 
}
61 
{ % Poster eye catcher (top-left logo)
62 
 Eye Catcher, empty if option eyecatcher=no
63 
}
64 
{ %Poster title
65 
 \vspace {2.4cm}
66 
 
67 
 \huge \sffamily Plataforma de Hardware Reconfigurable
68 
}
69 
{ % poster Authors
70 
 \large{\\[0.5ex]
71 
 Luis Alberto Guanuco (lguanuco@electronica.frc.utn.edu.ar)\\
72 
 Sergio Daniel Olmedo (solmedo@scdt.frc.utn.edu.ar)\\
73 
 Alexis Maximiliano Quinteros (50214@electronica.frc.utn.edu.ar)}
74 
}
75 
{ % University logo (top-right logo)
76 
 
77 
 
78 
 
79 
 \begin{tabular}{r}
80 
 
81 
\vspace {2cm}\\
82 
 
83 
 \includegraphics[height=0.04\textheight]{CUDARlogo.pdf}\\
84 
 \includegraphics[height=0.035\textheight]{UTNlogo.pdf}
85 
 \end{tabular}
86 
}
87 
 
88 
 
89 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
90 
%%% Now define the boxes that make up the poster
91 
%%%---------------------------------------------------------------------------
92 
%%% Each box has a name and can be placed absolutely or relatively.
93 
%%% The only inconvenience is that you can only specify a relative position
94 
%%% towards an already declared box. So if you have a box attached to the
95 
%%% bottom, one to the top and a third one which should be inbetween, you
96 
%%% have to specify the top and bottom boxes before you specify the middle
97 
%%% box.
98 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
99 
 
100 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
101 
  \headerbox{Introducción} {name=contribution,column=0,row=0,span=3}{
102 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
103 
El proyecto \emph{Plataforma de Hardware Reconfigurable} (PHR) tiene como objetivo principal desarrollar recursos académicos para la difusión y actualización tecnológica relacionados al área digital a través de Dispositivos Lógicos Programables (PLDs).
104 
 
105 
El desarrollo comprende el diseño de hardware y software que se publican bajo licencias libres.
106 
 
107 
  }
108 
 
109 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
110 
  \headerbox{Características de la PHR}{name=dos,column=0,below=contribution, span=3}{
111 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
112 
\begin{description}
113 
\compresslist
114 
\item [FPGA:] Xilinx Spartan-3A XC3S200A (encapsulado VQG100).
115 
\item [Memoria PROM:] Xilinx XCF02S.
116 
\item [Voltaje de entrada:] 5V.
117 
\item [Relojes:] Un reloj fijo y tres seleccionables:
118 
        \begin{description}
119 
        \compresslist
120 
        \item [Clock 0:] 50 MHz.
121 
        \item [Clock 1:] 16 MHz, 1 MHz, 500 kHz y 250 kHz.
122 
        \item [Clock 2:] 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
123 
        \item [Clock 3:] 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
124 
   \end{description}
125 
\item [Conectores con E/S de propósito general:] 28 pines en total.
126 
\item [Periféricos:] 8 LEDs, 8 llaves (DIP switch), 4 pulsadores, Display de 7 segmentos cuádruple, Puerto serie.
127 
 
128 
\end{description}
129 
}
130 
 
131 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
132 
  \headerbox{Diagrama de bloques}{name=tres,column=3,row=0,span=3}{
133 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
134 
 
135 
\begin{center}
136 
\includegraphics[width=0.94\textwidth]{block.pdf}
137 
\end{center}
138 
 
139 
}
140 
 
141 
 
142 
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
143 
   \headerbox{Placas del proyecto}{name=diez,column=0,below=dos,span=4}{
144 
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
145 
\begin{center}
146 
\includegraphics[height=0.23\textwidth]{phr.png}\hspace{2em}
147 
\includegraphics[height=0.25\textwidth]{phr_top.png}
148 
\end{center}
149 
 
150 
    La PHR consiste fundamentalmente en tres módulos
151 
de soporte físico. El módulo principal es la \emph{placa PHR} donde se encuentran el chip FPGA, relojes,
152 
interfaces de entradas y salidas, periféricos (tales como LEDs, botones, llaves DIP, Displays de siete
153 
segmentos), etc. Además tiene conectores especiales para otros dos módulos sin los cuales la placa principal carece de funcionalidad.
154 
 
155 
 
156 
 
157 
\begin{multicols}{2}
158 
 
159 
\subsection*{Placa S3Power}
160 
 
161 
Fue desarrollada por el \emph{Instituto Nacional de Tecnología Industrial} (INTI) y está disponible libremente. Permite suministrar energía regulada con tres valores de tensión (1.2V, 2.5V y 3.3V) y distintas características de arranque.
162 
La función la realiza principalmente el chip TPS75003 el cuál incluye un regulador lineal y controladores para dos fuentes conmutadas.  %Los voltajes utilizados por la FPGA son de 1.2V, 2.5V y 3.3V.
163 
 
164 
\begin{center}
165 
\includegraphics[height=0.247\textwidth]{s3power.png}
166 
\end{center}
167 
 
168 
 
169 
\columnbreak
170 
 
171 
\subsection*{Placa OOCDLink}
172 
 
173 
\vspace{-0.13cm}
174 
 
175 
Facilita la comunicación entre una computadora y la placa PHR. Su característica modular, o de circuito separado de la placa PHR principal, hace que su utilización no quede restringida a la FPGA y posibilita la interacción con los multiples dispositivos que soportan JTAG.
176 
Utiliza el chip FT2232D que establece una interfaz JTAG controlable mediante una conexión USB.
177 
 
178 
\vspace{-0.55cm}
179 
 
180 
\begin{center}
181 
\includegraphics[height=0.25\textwidth]{oocdlink.png}
182 
\end{center}
183 
 
184 
 
185 
\end{multicols}
186 
 
187 
   }
188 
 
189 
 
190 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
191 
  \headerbox{Configuración de la FPGA}{name=trece,column=4,below=dos, span=2}{
192 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
193 
\begin{center}
194 
\includegraphics[width=.9\textwidth]{front-end.pdf}
195 
\end{center}
196 
 
197 
Para transferir el diseño del usuario a la FPGA, PHR se sirve de las funciones de \textbf{xc3sprog}, un conjunto de aplicaciones de licencia libre que funciona en linea de comandos y que puede programar varios dispositivos mediante JTAG.
198 
 
199 
No obstante su funcionalidad, xc3sprog puede resultar no intuitivo para el usuario principiante,
200 
por lo que se ofrece una interfaz gráfica para invocar a xc3sprog de una manera muy simple.
201 
 
202 
}
203 
 
204 
 
205 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
206 
  \headerbox{Información adicional}{name=xtra,column=4,below=trece, span=2}{
207 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
208 
Toda la información del proyecto, incluyendo manuales y PCBs, se encuentra disponible en forma libre y puede accederse a través del sitio web \textbf{http://opencores.org/project,phr}.
209 
 
210 
}
211 
 
212 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
213 
  \headerbox{Referencias}{name=ref,column=4,below=xtra, span=2}{
214 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
215 
[1] \emph{Módulo de alimentación para placas con dispositivos FPGA}, Christian Huy y Diego
216 
Brengi, \emph{Instituto Nacional de Tecnología Industrial}.
217 
 
218 
}
219 
 
220 
 
221 
\end{poster}
222 
 
223 
\end{document}
224 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.