Subversion Repositories phr

\documentclass[portrait,a0paper,fontscale=0.260]{baposter}

\usepackage [utf8] {inputenc}

\usepackage [spanish] {babel}

\usepackage{times}

\usepackage{graphicx}

\graphicspath{{images/}}

\usepackage{multicol}

%\definecolor{lightBlue}{rgb}{0.834,0.836,0.838}

\definecolor{lightBlue}{rgb}{1,1,1}

\definecolor{darkBlue}{rgb}{0.055,0.59,1}

%\definecolor{lightBlue}{rgb}{0.55,0.55,0.9}

%\definecolor{darkBlue}{rgb}{0.085,0.085,0.312}

\definecolor{lightBG}{rgb}{1,1,1}

\definecolor{darkBG}{rgb}{0.8,0.8,0.8}

 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

 % Save space in lists. Use this after the opening of the list

 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

 \newcommand{\compresslist}{%

 \setlength{\itemsep}{0pt}%

 \setlength{\parskip}{0pt}%

 \setlength{\parsep}{0pt}%

 }

\hyphenation{prin-ci-pian-te e-ner-gí-a re-gu-la-da co-ne-xión}

\begin{document}

\begin{poster}{

 grid=false,

 columns=6,

 % Column spacing

 colspacing=0.7em,

 % Color style

 headerColorOne=cyan!20!white!90!black,

 borderColor=black,

 % Format of textbox

 %textborder=roundedleft,

textborder=rectangle,

boxColorOne=white,

linewidth=1.5pt,

 % Format of text header

headerborder=open,

%headershape=roundedright,

headershape=rectangle,

headershade=shadeTB,

headerColorOne=darkBlue,

headerColorTwo=lightBlue,

headerfont=\large\sffamily\textbf,

headerFontColor=black,

background=plain, %shadeTD

bgColorOne=lightBG,

bgColorTwo=darkBG,

%headerheight=0.12\textheight,

headerheight=0.17\textheight,  % por el banner de sase

eyecatcher=false

}

{ % Poster eye catcher (top-left logo)

 Eye Catcher, empty if option eyecatcher=no

}

{ %Poster title

 \vspace {2.4cm}

 \huge \sffamily Plataforma de Hardware Reconfigurable

}

{ % poster Authors

 \large{\\[0.5ex]

 Luis Alberto Guanuco (lguanuco@electronica.frc.utn.edu.ar)\\

 Maximiliano Quinteros (50214@electronica.frc.utn.edu.ar)} \\

 Sergio Daniel Olmedo (solmedo@scdt.frc.utn.edu.ar)

}

{ % University logo (top-right logo)

 \begin{tabular}{r}

\vspace {1.9cm}\\

 \includegraphics[height=0.030\textheight]{UTNlogo.pdf} \\

%\vspace {0.5cm} \\

\\

 \includegraphics[height=0.035\textheight]{CUDARlogo.pdf}

 \end{tabular}

}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%% Now define the boxes that make up the poster

%%%---------------------------------------------------------------------------

%%% Each box has a name and can be placed absolutely or relatively.

%%% The only inconvenience is that you can only specify a relative position

%%% towards an already declared box. So if you have a box attached to the

%%% bottom, one to the top and a third one which should be inbetween, you

%%% have to specify the top and bottom boxes before you specify the middle

%%% box.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Introducción} {name=contribution,column=0,row=0,span=3}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

El proyecto \emph{Plataforma de Hardware Reconfigurable} (PHR) tiene como objetivo principal desarrollar recursos académicos para la difusión y actualización tecnológica relacionados al área digital a través de Dispositivos Lógicos Programables (PLDs).

El desarrollo comprende el diseño de hardware y software que se publican bajo licencias libres.

  }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Características de la PHR}{name=dos,column=0,below=contribution, span=3}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{description}

\compresslist

\item [FPGA:] Xilinx Spartan-3A XC3S200A (encapsulado VQG100).

\item [Memoria PROM:] Xilinx XCF02S.

\item [Voltaje de entrada:] 5V.

\item [Relojes:] Un reloj fijo y tres seleccionables:

        \begin{description}

        \compresslist

        \item [Clock 0:] 50 MHz.

        \item [Clock 1:] 16 MHz, 1 MHz, 500 kHz y 250 kHz.

        \item [Clock 2:] 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.

        \item [Clock 3:] 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.

   \end{description}

\item [Conectores con E/S de propósito general:] 28 pines en total.

\item [Periféricos:] 8 LEDs, 8 llaves (DIP switch), 4 pulsadores, Display de 7 segmentos cuádruple, Puerto serie.

\end{description}

}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Diagrama de bloques}{name=tres,column=3,row=0,span=3}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{center}

\includegraphics[width=0.94\textwidth]{block.pdf}

\end{center}

}

 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

   \headerbox{Placas del proyecto}{name=diez,column=0,below=dos,span=4}{

 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{center}

\includegraphics[height=0.23\textwidth]{phr.png}\hspace{2em}

\includegraphics[height=0.25\textwidth]{phr_top.png}

\end{center}

    La PHR consiste fundamentalmente en tres módulos

de soporte físico. El módulo principal es la \emph{placa PHR} donde se encuentran el chip FPGA, su memoria de configuración, relojes,

interfaces de entradas/salidas y periféricos tales como LEDs, botones, llaves (DIP) y displays de siete

segmentos. Los módulos \emph{S3Power} y \emph{OOCDLink} ofrecen alimentación y conectividad con una computadora respectivammente.

\begin{multicols}{2}

\subsection*{Placa S3Power}

Fue desarrollada por el \emph{Instituto Nacional de Tecnología Industrial} (INTI)  y está disponible libremente[1]. Permite suministrar energía regulada con tres valores de tensión (1.2V, 2.5V y 3.3V).

La función la realiza un dispositivo que integra un regulador lineal y controladores para dos fuentes conmutadas.  %Los voltajes utilizados por la FPGA son de 1.2V, 2.5V y 3.3V.inci

\begin{center}

\includegraphics[height=0.247\textwidth]{s3power.png}

\end{center}

\columnbreak

\subsection*{Placa OOCDLink}

\vspace{-0.13cm}

Facilita la comunicación entre una computadora y la placa PHR. Su característica modular, o de circuito separado de la placa PHR principal, hace que su utilización no quede restringida a la FPGA y posibilita la interacción con los multiples dispositivos que soportan JTAG.

El dispositivo central controla mediante una conexión USB protocolos de comunicación serial como JTAG, SPI e I2C.

\vspace{-0.55cm}

\begin{center}

\includegraphics[height=0.25\textwidth]{oocdlink.png}

\end{center}

\end{multicols}

   }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Configuración de la FPGA}{name=trece,column=4,below=dos, span=2}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{center}

\includegraphics[width=.86\textwidth]{front-end-raster.png}

\end{center}

Para transferir el diseño del usuario a la FPGA, PHR se sirve de las funciones de \textbf{xc3sprog} [2], un conjunto de aplicaciones de licencia libre que funciona en linea de comandos y que puede programar varios dispositivos mediante JTAG.

No obstante su funcionalidad, xc3sprog puede resultar no intuitivo para el usuario principiante,

por lo que se ofrece una interfaz gráfica que permite invocar a xc3sprog de una manera muy simple.

}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Información adicional}{name=xtra,column=4,below=trece, span=2}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Toda la información del proyecto, incluyendo manuales y PCBs, se encuentra disponible en forma libre y puede accederse a través del sitio web \textbf{http://opencores.org/project,phr}.

}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

  \headerbox{Referencias}{name=ref,column=4,below=xtra, span=2}{

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

[1] \emph{Módulo de alimentación para placas con dispositivos FPGA}, Christian Huy y Diego

Brengi, \emph{Instituto Nacional de Tecnología Industrial}.

[2] http://xc3sprog.sourceforge.net

}

\end{poster}

\end{document}