| 1 |
277 |
maximiq |
%\documentclass[handout]{beamer}
|
| 2 |
|
|
\documentclass{beamer}
|
| 3 |
|
|
|
| 4 |
|
|
|
| 5 |
|
|
\usepackage [utf8] {inputenc}
|
| 6 |
|
|
\usepackage [spanish] {babel}
|
| 7 |
|
|
|
| 8 |
|
|
\usepackage{graphicx}
|
| 9 |
|
|
\graphicspath{{images/}}
|
| 10 |
|
|
|
| 11 |
|
|
\setbeamertemplate{navigation symbols}{}
|
| 12 |
|
|
|
| 13 |
|
|
\usetheme{Frankfurt}
|
| 14 |
|
|
\usecolortheme[RGB={70,70,255}]{structure}
|
| 15 |
|
|
|
| 16 |
|
|
\setbeamercovered{transparent=40}
|
| 17 |
|
|
|
| 18 |
|
|
%\beamersetuncovermixins{\opaqueness<1>{25}}{\opaqueness<2->{15}}
|
| 19 |
|
|
|
| 20 |
|
|
\title{Plataforma de Hardware Reconfigurable}
|
| 21 |
|
|
\author{Luis Guanuco, Sergio Olmedo, Maximiliano Quinteros}
|
| 22 |
|
|
\date{\today}
|
| 23 |
|
|
\institute{Centro Universitario de Desarrollo en Automoción y Robótica\\Universidad Tecnológica Nacional, Facultad Regional Córdoba}
|
| 24 |
|
|
|
| 25 |
|
|
\titlegraphic{\includegraphics[width=5.5cm]{phr_small.png}}
|
| 26 |
|
|
\AtBeginSection[]{
|
| 27 |
|
|
\begin{frame}
|
| 28 |
|
|
\frametitle{Contenidos}
|
| 29 |
|
|
\tableofcontents[currentsection,hideallsubsections]
|
| 30 |
|
|
\end{frame}
|
| 31 |
|
|
}
|
| 32 |
|
|
|
| 33 |
|
|
|
| 34 |
|
|
\begin{document}
|
| 35 |
|
|
|
| 36 |
|
|
\begin{frame}
|
| 37 |
|
|
\titlepage
|
| 38 |
|
|
%\transfade
|
| 39 |
|
|
\end{frame}
|
| 40 |
|
|
|
| 41 |
|
|
\begin{frame}\frametitle{Contenidos}
|
| 42 |
|
|
%\transfade
|
| 43 |
|
|
\tableofcontents[hideallsubsections]
|
| 44 |
|
|
\end{frame}
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
|
| 48 |
|
|
\section{Introducción}
|
| 49 |
|
|
\begin{frame}
|
| 50 |
|
|
\frametitle{Title}
|
| 51 |
|
|
A frame
|
| 52 |
|
|
\end{frame}
|
| 53 |
|
|
|
| 54 |
|
|
\section[Diagrama de bloques]{Diagrama de bloques del Hardware}
|
| 55 |
|
|
\begin{frame}
|
| 56 |
|
|
\frametitle{Diagrama de bloques del Hardware}
|
| 57 |
|
|
\transfade
|
| 58 |
|
|
\begin{center}
|
| 59 |
|
|
\includegraphics<1>[width=0.9\textwidth]{block1.pdf}
|
| 60 |
|
|
\includegraphics<2>[width=0.9\textwidth]{block2.pdf}
|
| 61 |
|
|
\includegraphics<3>[width=0.9\textwidth]{block3.pdf}
|
| 62 |
|
|
\end{center}
|
| 63 |
|
|
\end{frame}
|
| 64 |
|
|
|
| 65 |
|
|
|
| 66 |
|
|
\section{Placa PHR}
|
| 67 |
|
|
\begin{frame}
|
| 68 |
|
|
\frametitle{Placa PHR}
|
| 69 |
|
|
\begin{center}
|
| 70 |
|
|
\includegraphics[width=\textwidth]{phr_top_small.png}
|
| 71 |
|
|
\end{center}
|
| 72 |
|
|
\end{frame}
|
| 73 |
|
|
|
| 74 |
|
|
\subsection{Características}
|
| 75 |
|
|
\begin{frame}
|
| 76 |
|
|
\frametitle{Características}
|
| 77 |
|
|
|
| 78 |
|
|
\begin{description}[Memoria PROM:]
|
| 79 |
|
|
|
| 80 |
|
|
\item [FPGA:] Xilinx Spartan-3A XC3S200A (VQG100).
|
| 81 |
|
|
\pause
|
| 82 |
|
|
\item [Memoria PROM:] Xilinx XCF02S.
|
| 83 |
|
|
\pause
|
| 84 |
|
|
\item [Voltaje entrada:] 5V.
|
| 85 |
|
|
\pause
|
| 86 |
|
|
\item [Relojes:] Un reloj fijo y tres seleccionables:
|
| 87 |
|
|
|
| 88 |
|
|
\begin{enumerate}
|
| 89 |
|
|
\item 50 MHz.
|
| 90 |
|
|
\item 16 MHz, 1 MHz, 500 kHz y 250 kHz.
|
| 91 |
|
|
\item 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
|
| 92 |
|
|
\item 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
|
| 93 |
|
|
\end{enumerate}
|
| 94 |
|
|
\pause
|
| 95 |
|
|
\item [GPIO:] 28 pines en total.
|
| 96 |
|
|
\end{description}
|
| 97 |
|
|
|
| 98 |
|
|
\end{frame}
|
| 99 |
|
|
|
| 100 |
|
|
\begin{frame}[b]
|
| 101 |
|
|
\frametitle{Periféricos}
|
| 102 |
|
|
\only<1-5>{
|
| 103 |
|
|
\begin{itemize}
|
| 104 |
|
|
\item \textbf<1>{8 LEDs}
|
| 105 |
|
|
\item \textbf<2>{8 llaves (DIP switch)}
|
| 106 |
|
|
\item \textbf<3>{4 pulsadores}
|
| 107 |
|
|
\item \textbf<4>{Display de 7 segmentos cuádruple}
|
| 108 |
|
|
\item \textbf<5>{Puerto serie}
|
| 109 |
|
|
\end{itemize}
|
| 110 |
|
|
}
|
| 111 |
|
|
|
| 112 |
|
|
%\vspace{3cm}
|
| 113 |
|
|
\begin{center}
|
| 114 |
|
|
\includegraphics<1>[width=1\textwidth]{phr_top_leds.png}
|
| 115 |
|
|
\includegraphics<2>[width=1\textwidth]{phr_top_switches.png}
|
| 116 |
|
|
\includegraphics<3>[width=1\textwidth]{phr_top_botones.png}
|
| 117 |
|
|
\includegraphics<4>[width=1\textwidth]{phr_top_display.png}
|
| 118 |
|
|
\includegraphics<5>[width=1\textwidth]{phr_top_nada.png}
|
| 119 |
|
|
\includegraphics<6>[width=1\textwidth]{phr_top.png}
|
| 120 |
|
|
\end{center}
|
| 121 |
|
|
|
| 122 |
|
|
\vspace{1ex}
|
| 123 |
|
|
|
| 124 |
|
|
|
| 125 |
|
|
|
| 126 |
|
|
\end{frame}
|
| 127 |
|
|
|
| 128 |
|
|
|
| 129 |
|
|
\section{Placa S3Power}
|
| 130 |
|
|
\begin{frame}
|
| 131 |
|
|
\frametitle{Placa S3Power}
|
| 132 |
|
|
\begin{center}
|
| 133 |
|
|
\includegraphics[width=0.8\textwidth]{s3power_small.png}
|
| 134 |
|
|
\end{center}
|
| 135 |
|
|
\end{frame}
|
| 136 |
|
|
|
| 137 |
|
|
\subsection{INTI}
|
| 138 |
|
|
\begin{frame}
|
| 139 |
|
|
\frametitle{INTI}
|
| 140 |
|
|
\ldots
|
| 141 |
|
|
\end{frame}
|
| 142 |
|
|
|
| 143 |
|
|
\subsection{Requerimientos de alimentación de la FPGA}
|
| 144 |
|
|
\begin{frame}
|
| 145 |
|
|
\frametitle{Voltajes de alimentación}
|
| 146 |
|
|
|
| 147 |
|
|
\begin{center}
|
| 148 |
|
|
\begin{tabular}{|c|p{4.5cm}|p{3cm}|}
|
| 149 |
|
|
\hline
|
| 150 |
|
|
\textbf{Entrada} & \textbf{Alimienta a} & \textbf{Tensión nominal} \\ \hline
|
| 151 |
|
|
\hline
|
| 152 |
|
|
VCCINT & Núcleo interno (CLBs, bloques de RAM). & 1.2V \\ \hline
|
| 153 |
|
|
VCCAUX & DCMs, drivers diferenciales, pines de configuración dedicados y la interfaz JTAG. & 2.5V o 3.3V \\ \hline
|
| 154 |
|
|
VCCO0 & Banco de E/S número 0. & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V. \\ \hline
|
| 155 |
|
|
VCCO1 & Banco de E/S número 1. & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V. \\ \hline
|
| 156 |
|
|
VCCO2 & Banco de E/S número 2. & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V. \\ \hline
|
| 157 |
|
|
VCCO3 & Banco de E/S número 3. & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V. \\ \hline
|
| 158 |
|
|
\end{tabular}
|
| 159 |
|
|
\end{center}
|
| 160 |
|
|
|
| 161 |
|
|
\end{frame}
|
| 162 |
|
|
|
| 163 |
|
|
\begin{frame}
|
| 164 |
|
|
\frametitle{Circuito POR}
|
| 165 |
|
|
|
| 166 |
|
|
El circuito \emph{Power On RESET} verifica:
|
| 167 |
|
|
\begin{itemize}
|
| 168 |
|
|
\item VCCINT
|
| 169 |
|
|
\item VCCAUX
|
| 170 |
|
|
\item VCCO2
|
| 171 |
|
|
\end{itemize}
|
| 172 |
|
|
|
| 173 |
|
|
\pause
|
| 174 |
|
|
|
| 175 |
|
|
Tiempos de encendido:
|
| 176 |
|
|
|
| 177 |
|
|
\begin{center}
|
| 178 |
|
|
\begin{tabular}{|c|l|c|c|}
|
| 179 |
|
|
\hline
|
| 180 |
|
|
\textbf{Símbolo} & \textbf{Rampa de} & \textbf{Min} & \textbf{Max} \\ \hline
|
| 181 |
|
|
\hline
|
| 182 |
|
|
VCCINTR & VCCINT & 0.2 ms & 100 ms \\ \hline
|
| 183 |
|
|
VCCAUXR & VCCAUX & 0.2 ms & 100 ms \\ \hline
|
| 184 |
|
|
VCCO2R & VCCO del Banco 2 & 0.2 ms & 100 ms \\ \hline
|
| 185 |
|
|
\end{tabular}
|
| 186 |
|
|
\end{center}
|
| 187 |
|
|
|
| 188 |
|
|
\end{frame}
|
| 189 |
|
|
|
| 190 |
|
|
|
| 191 |
|
|
\subsection{S3Power}
|
| 192 |
|
|
|
| 193 |
|
|
\begin{frame}
|
| 194 |
|
|
\frametitle{Voltajes elegidos}
|
| 195 |
|
|
\begin{itemize}
|
| 196 |
|
|
\item 1.2V y 2.5A para la lógica interna.
|
| 197 |
|
|
\item 3.3V y 2.5A para los bancos de pines.
|
| 198 |
|
|
\item 2.5V y 200mA para el módulo de comunicación JTAG.
|
| 199 |
|
|
\end{itemize}
|
| 200 |
|
|
\end{frame}
|
| 201 |
|
|
|
| 202 |
|
|
\begin{frame}
|
| 203 |
|
|
\frametitle{El chip TPS75003}
|
| 204 |
|
|
\begin{itemize}
|
| 205 |
|
|
\item<1-> Posee tres reguladores de tensión: Dos tipo Buck de 3A y eficiencia del 95\% y otro regulador lineal de 300 mA.
|
| 206 |
|
|
\item<2-> Voltaje de entrada de entre 2.2V y 6.5 V.
|
| 207 |
|
|
\item<3-> Arranque suave e independiente para cada regulador.
|
| 208 |
|
|
\item<4-> Tensiones ajustables de 1.2 V a 6.5 V para los convertidores Buck y de 1.0 V a 6.5 V para el convertidor lineal.
|
| 209 |
|
|
\end{itemize}
|
| 210 |
|
|
\end{frame}
|
| 211 |
|
|
|
| 212 |
|
|
\begin{frame}
|
| 213 |
|
|
\frametitle{Arranque medido}
|
| 214 |
|
|
\begin{center}
|
| 215 |
|
|
\includegraphics[width=0.9\textwidth]{arranque.pdf}
|
| 216 |
|
|
\end{center}
|
| 217 |
|
|
\end{frame}
|
| 218 |
|
|
|
| 219 |
|
|
|
| 220 |
|
|
\section{Placa OOCDLink}
|
| 221 |
|
|
\begin{frame}
|
| 222 |
|
|
\frametitle{Placa OOCDLink}
|
| 223 |
|
|
\begin{center}
|
| 224 |
|
|
\includegraphics[width=0.8\textwidth]{oocdlink_small.png}
|
| 225 |
|
|
\end{center}
|
| 226 |
|
|
\end{frame}
|
| 227 |
|
|
|
| 228 |
|
|
\subsection{FTDI chip}
|
| 229 |
|
|
\begin{frame}
|
| 230 |
|
|
\frametitle{FTDIchip}
|
| 231 |
|
|
\begin{center}
|
| 232 |
|
|
\includegraphics[width=1\textwidth]{FTblock.pdf}
|
| 233 |
|
|
\end{center}
|
| 234 |
|
|
\end{frame}
|
| 235 |
|
|
|
| 236 |
|
|
\section{Configuración de la FPGA}
|
| 237 |
|
|
\begin{frame}
|
| 238 |
|
|
\frametitle{Modos de configuración (familia Spartan-3A)}
|
| 239 |
|
|
\begin{itemize}
|
| 240 |
|
|
\item \textbf<2>{\textsl{Master Serial} desde una memoria PROM Flash de Xilinx}
|
| 241 |
|
|
\item \textsl{Serial Peripheral Interface} (SPI) desde una memoria Flash SPI
|
| 242 |
|
|
\item \textsl{Byte Peripheral Interface} (BPI) desde una memoria NOR Flash
|
| 243 |
|
|
\item \textsl{Slave Serial}, típicamente cargada desde un procesador
|
| 244 |
|
|
\item \textsl{Slave Parallel}, típicamente cargada desde un procesador
|
| 245 |
|
|
\item \textbf<2>{\textsl{Boundary Scan} (JTAG), típicamente cargada desde un procesador}
|
| 246 |
|
|
\end{itemize}
|
| 247 |
|
|
\end{frame}
|
| 248 |
|
|
|
| 249 |
|
|
|
| 250 |
|
|
\begin{frame}
|
| 251 |
|
|
\frametitle{Selección de los modos de configuración}
|
| 252 |
|
|
\includegraphics[width=1\textwidth]{config_modes.pdf}
|
| 253 |
|
|
\end{frame}
|
| 254 |
|
|
|
| 255 |
|
|
\begin{frame}
|
| 256 |
|
|
\frametitle{Circuito de configuración}
|
| 257 |
|
|
\includegraphics[width=1\textwidth]{conf_mod_sche.pdf}
|
| 258 |
|
|
\end{frame}
|
| 259 |
|
|
|
| 260 |
|
|
|
| 261 |
|
|
\subsection{Software}
|
| 262 |
|
|
|
| 263 |
|
|
\begin{frame}
|
| 264 |
|
|
\frametitle{xc3sprog}
|
| 265 |
|
|
\begin{center}
|
| 266 |
|
|
\includegraphics[width=0.8\textwidth]{xc3sprog.pdf}
|
| 267 |
|
|
\end{center}
|
| 268 |
|
|
\end{frame}
|
| 269 |
|
|
|
| 270 |
|
|
\begin{frame}
|
| 271 |
|
|
\frametitle{xc3sprog}
|
| 272 |
|
|
\begin{center}
|
| 273 |
|
|
\includegraphics[width=0.8\textwidth]{front-end.pdf}
|
| 274 |
|
|
\end{center}
|
| 275 |
|
|
\end{frame}
|
| 276 |
|
|
|
| 277 |
|
|
\begin{frame} \frametitle{PHR GUI}
|
| 278 |
|
|
\begin{center}
|
| 279 |
|
|
\includegraphics[width=0.8\textwidth]{phr-gui.png}
|
| 280 |
|
|
\end{center}
|
| 281 |
|
|
\end{frame}
|
| 282 |
|
|
|
| 283 |
|
|
\appendix
|
| 284 |
|
|
|
| 285 |
|
|
\section*{Terminando}
|
| 286 |
|
|
\begin{frame}
|
| 287 |
|
|
terminando
|
| 288 |
|
|
\end{frame}
|
| 289 |
|
|
|
| 290 |
|
|
|
| 291 |
|
|
\end{document}
|
