OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [trunk/] [doc/] [papers/] [PHR/] [uEA2014/] [slide/] [beamer/] [PHRbeamer.tex] - Blame information for rev 282

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 277 maximiq
%\documentclass[handout]{beamer}
2
\documentclass{beamer}
3
 
4
\usepackage [utf8] {inputenc}
5
\usepackage [spanish] {babel}
6
 
7
\usepackage{graphicx}
8
\graphicspath{{images/}}
9
 
10 279 maximiq
%\setbeamertemplate{navigation symbols}{}  % borra los controles de navegación
11 277 maximiq
 
12 282 maximiq
%\usetheme{Warsaw}
13
\usetheme{Frankfurt}
14 277 maximiq
\usecolortheme[RGB={70,70,255}]{structure}
15
 
16 279 maximiq
\setbeamercovered{transparent=0}
17
%\setbeamercovered{transparent=40}
18 277 maximiq
 
19
%\beamersetuncovermixins{\opaqueness<1>{25}}{\opaqueness<2->{15}}
20
 
21
\title{Plataforma de Hardware Reconfigurable}
22
\author{Luis Guanuco, Sergio  Olmedo, Maximiliano Quinteros}
23
\date{\today}
24
\institute{Centro Universitario de Desarrollo en Automoción y Robótica\\Universidad Tecnológica Nacional, Facultad Regional Córdoba}
25
 
26
\titlegraphic{\includegraphics[width=5.5cm]{phr_small.png}}
27 279 maximiq
 
28 277 maximiq
\AtBeginSection[]{
29
  \begin{frame}
30
    \frametitle{Contenidos}
31
    \tableofcontents[currentsection,hideallsubsections]
32
  \end{frame}
33
}
34
 
35
 
36
\begin{document}
37
 
38
\begin{frame}
39
\titlepage
40
\end{frame}
41
 
42 282 maximiq
\begin{frame}
43
\frametitle{Contenidos}
44 277 maximiq
\tableofcontents[hideallsubsections]
45
\end{frame}
46
 
47
 
48 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
49
\section{Introducción}
50
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
51
 
52 277 maximiq
\begin{frame}
53 279 maximiq
\frametitle{Introducción}
54
\begin{center}
55
\includegraphics[width=0.6\textwidth]{prof.pdf}
56
\end{center}
57 277 maximiq
\end{frame}
58
 
59 279 maximiq
\begin{frame}
60
\frametitle{Kit CPLD}
61
\begin{center}
62
\includegraphics[height=0.5\textheight]{kit_cpld_per.png} \hspace{1ex}
63
\includegraphics[height=0.4\textheight]{kit_cpld.png}
64
\end{center}
65
\end{frame}
66
 
67
\begin{frame}
68
\frametitle{Plataforma de Hardware Reconfigurable}
69
\begin{center}
70
\includegraphics[width=1\textwidth]{phr_small.png}
71
\end{center}
72
\end{frame}
73
 
74 282 maximiq
\begin{frame}
75
\frametitle{Hardware libre}
76
\begin{center}
77
\includegraphics[width=0.9\textwidth]{Ohw-logo.pdf}
78
\end{center}
79
\end{frame}
80
 
81 277 maximiq
\section[Diagrama de bloques]{Diagrama de bloques del Hardware}
82
\begin{frame}
83
\frametitle{Diagrama de bloques del Hardware}
84
\transfade
85
\begin{center}
86
    \includegraphics<1>[width=0.9\textwidth]{block1.pdf}
87
    \includegraphics<2>[width=0.9\textwidth]{block2.pdf}
88
    \includegraphics<3>[width=0.9\textwidth]{block3.pdf}
89
\end{center}
90
\end{frame}
91
 
92 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
93
\section{Placa PHR}
94
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
95 277 maximiq
 
96
\begin{frame}
97
\frametitle{Placa PHR}
98
\begin{center}
99 279 maximiq
\includegraphics[width=\textwidth]{phr_text.png}
100 277 maximiq
\end{center}
101
\end{frame}
102
 
103 282 maximiq
\subsection{Características} %%%%%%%%%%%%%%%%%%%%%%%%%%%
104
 
105 277 maximiq
\begin{frame}
106
\frametitle{Características}
107
 
108
\begin{description}[Memoria PROM:]
109
 
110
\item [FPGA:] Xilinx Spartan-3A XC3S200A (VQG100).
111
\pause
112
\item [Memoria PROM:] Xilinx XCF02S.
113
\pause
114
\item [Voltaje entrada:] 5V.
115
\pause
116
\item [Relojes:] Un reloj fijo y tres seleccionables:
117
 
118
        \begin{enumerate}
119
        \item 50 MHz.
120
        \item 16 MHz, 1 MHz, 500 kHz y 250 kHz.
121
        \item 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
122
        \item 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
123
   \end{enumerate}
124
\pause
125
\item [GPIO:] 28 pines en total.
126
\end{description}
127
 
128
\end{frame}
129
 
130 282 maximiq
\begin{frame}
131
\frametitle{El chip FPGA (XC3S200A)}
132
\begin{description}[E/S pares diferenciales máximo:]
133
\item [Número de compuertas:] 200K
134
\item [Celdas lógicas equivalentes:] 4032
135
\item [CLBs:] 448
136
\item [Bits de RAM distribuida:] 28K
137
\item [Bits de Bloques de RAM:] 288K
138
\item [Multiplicadores dedicados:] 16
139
\item [DCMs:] 4
140
\item [Máximo número de E/S:] 248
141
\item [E/S pares diferenciales máximo:] 112
142
\end{description}
143
\end{frame}
144
 
145
 
146 277 maximiq
\begin{frame}[b]
147
\frametitle{Periféricos}
148
\only<1-5>{
149
\begin{itemize}
150
\item \textbf<1>{8 LEDs}
151 282 maximiq
\item \textbf<2>{8 llaves (\emph{DIP switch})}
152 277 maximiq
\item \textbf<3>{4 pulsadores}
153
\item \textbf<4>{Display de 7 segmentos cuádruple}
154
\item \textbf<5>{Puerto serie}
155
\end{itemize}
156
}
157
 
158
%\vspace{3cm}
159
\begin{center}
160
\includegraphics<1>[width=1\textwidth]{phr_top_leds.png}
161
\includegraphics<2>[width=1\textwidth]{phr_top_switches.png}
162
\includegraphics<3>[width=1\textwidth]{phr_top_botones.png}
163
\includegraphics<4>[width=1\textwidth]{phr_top_display.png}
164
\includegraphics<5>[width=1\textwidth]{phr_top_nada.png}
165
\includegraphics<6>[width=1\textwidth]{phr_top.png}
166
\end{center}
167
 
168
\vspace{1ex}
169
 
170
\end{frame}
171
 
172 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
173
\section{Placa S3Power}
174
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
175 277 maximiq
 
176 282 maximiq
%
177 277 maximiq
\begin{frame}
178
\frametitle{Placa S3Power}
179
\begin{center}
180
\includegraphics[width=0.8\textwidth]{s3power_small.png}
181
\end{center}
182
\end{frame}
183
 
184 282 maximiq
%
185 277 maximiq
\begin{frame}
186 282 maximiq
\frametitle{Desarrollo del INTI}
187 279 maximiq
\begin{center}
188
\includegraphics[width=0.6\textwidth]{s3power_inti.png}
189
 
190
Christian Huy y Diego Brengi
191
 
192 282 maximiq
\emph{Instituto Nacional de Tecnología Industrial}
193 279 maximiq
\end{center}
194 277 maximiq
\end{frame}
195
 
196 282 maximiq
\subsection{Requerimientos de alimentación de la FPGA} %%%%%%%%%%%%%%%%
197
 
198
%
199 277 maximiq
\begin{frame}
200
\frametitle{Voltajes de alimentación}
201
\begin{center}
202
\begin{tabular}{|c|p{4.5cm}|p{3cm}|}
203
        \hline
204
        \textbf{Entrada} & \textbf{Alimienta a} & \textbf{Tensión nominal} \\  \hline
205
        \hline
206
   VCCINT  & Núcleo interno (CLBs, bloques de RAM).  & 1.2V    \\      \hline
207
   VCCAUX  & DCMs, drivers diferenciales, pines de configuración dedicados y la  interfaz JTAG.    & 2.5V o 3.3V    \\ \hline
208
   VCCO0  & Banco de E/S número 0.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
209
   VCCO1  & Banco de E/S número 1.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.   \\      \hline
210
   VCCO2  & Banco de E/S número 2.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
211
   VCCO3  & Banco de E/S número 3.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
212
\end{tabular}
213
\end{center}
214
\end{frame}
215
 
216 282 maximiq
%
217 277 maximiq
\begin{frame}
218
\frametitle{Circuito POR}
219
El circuito \emph{Power On RESET} verifica:
220
\begin{itemize}
221
\item VCCINT
222
\item VCCAUX
223
\item VCCO2
224
\end{itemize}
225
\pause
226
Tiempos de encendido:
227
\begin{center}
228
\begin{tabular}{|c|l|c|c|}
229
        \hline
230
        \textbf{Símbolo} & \textbf{Rampa de} & \textbf{Min} & \textbf{Max} \\  \hline
231
        \hline
232
   VCCINTR & VCCINT  & 0.2 ms & 100 ms   \\     \hline
233
        VCCAUXR & VCCAUX  & 0.2 ms & 100 ms   \\        \hline
234
        VCCO2R  & VCCO del Banco 2  & 0.2 ms & 100 ms   \\      \hline
235
\end{tabular}
236
\end{center}
237
\end{frame}
238
 
239
 
240 282 maximiq
\subsection{S3Power} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
241 277 maximiq
 
242
\begin{frame}
243
\frametitle{Voltajes elegidos}
244
\begin{itemize}
245
\item 1.2V y 2.5A para la lógica interna.
246
\item 3.3V y 2.5A para los bancos de pines.
247
\item 2.5V y 200mA para el módulo de comunicación JTAG.
248
\end{itemize}
249
\end{frame}
250
 
251
\begin{frame}
252
\frametitle{El chip TPS75003}
253
\begin{itemize}
254
\item<1-> Posee tres reguladores de tensión: Dos tipo Buck de 3A y eficiencia del 95\% y otro regulador lineal de 300 mA.
255
\item<2-> Voltaje de entrada de entre 2.2V y 6.5 V.
256
\item<3-> Arranque suave e independiente para cada regulador.
257
\item<4-> Tensiones ajustables de 1.2 V a 6.5 V para los convertidores Buck y de 1.0 V a 6.5 V para el convertidor lineal.
258
\end{itemize}
259
\end{frame}
260
 
261
\begin{frame}
262 282 maximiq
\frametitle{Arranque}
263 277 maximiq
\begin{center}
264
\includegraphics[width=0.9\textwidth]{arranque.pdf}
265
\end{center}
266
\end{frame}
267
 
268
 
269 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
270 277 maximiq
\section{Placa OOCDLink}
271 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
272
 
273 277 maximiq
\begin{frame}
274
\frametitle{Placa OOCDLink}
275
\begin{center}
276
\includegraphics[width=0.8\textwidth]{oocdlink_small.png}
277
\end{center}
278
\end{frame}
279
 
280 282 maximiq
\subsection{FTDI chip} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
281
 
282 277 maximiq
\begin{frame}
283 282 maximiq
\frametitle{El chip FT2232D}
284
\begin{itemize}
285
\item <1->Cumple con USB 2.0 Full Speed (12 Mbits/sec)
286
\item <2->Tiene una tasa de transferencia de entre 300 y 3 MBaud
287
\item <3->Forma dos canales de comunicación
288
\item <4->Desde el SO, la interfaz puede verse como un \emph{puerto serie virtual}
289
\item <5->Existen librerías para implementar JTAG, I2C y SPI
290
\end{itemize}
291
\end{frame}
292
 
293
\begin{frame}
294
\frametitle{El chip FT2232D}
295 277 maximiq
\begin{center}
296
\includegraphics[width=1\textwidth]{FTblock.pdf}
297
\end{center}
298
\end{frame}
299
 
300 282 maximiq
 
301
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
302 277 maximiq
\section{Configuración de la FPGA}
303 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
304
 
305 277 maximiq
\begin{frame}
306
\frametitle{Modos de configuración (familia Spartan-3A)}
307
\begin{itemize}
308
\item \textbf<2>{\textsl{Master Serial} desde una memoria PROM Flash de Xilinx}
309
\item \textsl{Serial Peripheral Interface} (SPI) desde una memoria Flash SPI
310
\item \textsl{Byte Peripheral Interface} (BPI) desde una memoria NOR Flash
311
\item \textsl{Slave Serial}, típicamente cargada desde un procesador
312
\item \textsl{Slave Parallel}, típicamente cargada desde un procesador
313
\item \textbf<2>{\textsl{Boundary Scan} (JTAG), típicamente cargada desde un procesador}
314
\end{itemize}
315
\end{frame}
316
 
317
 
318
\begin{frame}
319
\frametitle{Selección de los modos de configuración}
320
\includegraphics[width=1\textwidth]{config_modes.pdf}
321
\end{frame}
322
 
323
\begin{frame}
324
\frametitle{Circuito de configuración}
325
\includegraphics[width=1\textwidth]{conf_mod_sche.pdf}
326
\end{frame}
327
 
328
 
329 282 maximiq
\subsection{Software} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
330 277 maximiq
 
331
\begin{frame}
332
\frametitle{xc3sprog}
333
\begin{center}
334 279 maximiq
\includegraphics[width=1\textwidth]{xc3sprog.pdf}
335 277 maximiq
\end{center}
336
\end{frame}
337
 
338
\begin{frame}
339
\frametitle{xc3sprog}
340
\begin{center}
341
\includegraphics[width=0.8\textwidth]{front-end.pdf}
342
\end{center}
343
\end{frame}
344
 
345 279 maximiq
\begin{frame}
346
\frametitle{PHR GUI}
347 277 maximiq
\begin{center}
348
\includegraphics[width=0.8\textwidth]{phr-gui.png}
349
\end{center}
350
\end{frame}
351
 
352
\appendix
353
 
354 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
355 277 maximiq
\section*{Terminando}
356 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
357
 
358
\subsection{Comunidad}
359
 
360 277 maximiq
\begin{frame}
361 282 maximiq
\frametitle{Comunidad de hardware abierto}
362 279 maximiq
\begin{center}
363 282 maximiq
\includegraphics[width=0.6\textwidth]{oc.jpg}
364 279 maximiq
\end{center}
365 277 maximiq
\end{frame}
366
 
367 279 maximiq
\begin{frame}
368 282 maximiq
\frametitle{Otros proyectos Open Hardware}
369
\begin{itemize}
370
\item <1-2>OpenRISC
371
\item <2-2>LEON
372
\item <3>Arduino
373
\item <4>CUBEBUG-1
374
\end{itemize}
375 279 maximiq
\begin{center}
376 282 maximiq
\includegraphics<3>[width=1\textwidth]{ohwp_arduino.jpg}
377
\includegraphics<4>[width=1\textwidth]{ohwp_cubeBug1.jpg}
378 279 maximiq
\end{center}
379
\end{frame}
380 277 maximiq
 
381 282 maximiq
 
382
\subsection{Sitio web del proyecto}
383
 
384 279 maximiq
\begin{frame}
385 282 maximiq
\begin{center}
386
\includegraphics[width=1\textwidth]{opencores.png}
387
\end{center}
388
\end{frame}
389
 
390
\subsection{Fin}
391
 
392
\begin{frame}
393 279 maximiq
\frametitle{¿Preguntas?}
394
\begin{center}
395
\includegraphics[height=0.9\textheight]{question_.pdf}
396
\end{center}
397
\end{frame}
398
 
399
 
400 277 maximiq
\end{document}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.