OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [trunk/] [doc/] [papers/] [PHR/] [uEA2014/] [slide/] [beamer/] [PHRbeamer.tex] - Blame information for rev 289

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 277 maximiq
%\documentclass[handout]{beamer}
2
\documentclass{beamer}
3
 
4
\usepackage [utf8] {inputenc}
5
\usepackage [spanish] {babel}
6
 
7
\usepackage{graphicx}
8
\graphicspath{{images/}}
9
 
10 279 maximiq
%\setbeamertemplate{navigation symbols}{}  % borra los controles de navegación
11 277 maximiq
 
12 282 maximiq
%\usetheme{Warsaw}
13
\usetheme{Frankfurt}
14 277 maximiq
\usecolortheme[RGB={70,70,255}]{structure}
15
 
16 279 maximiq
\setbeamercovered{transparent=0}
17
%\setbeamercovered{transparent=40}
18 277 maximiq
 
19
%\beamersetuncovermixins{\opaqueness<1>{25}}{\opaqueness<2->{15}}
20
 
21
\title{Plataforma de Hardware Reconfigurable}
22
\author{Luis Guanuco, Sergio  Olmedo, Maximiliano Quinteros}
23
\date{\today}
24
\institute{Centro Universitario de Desarrollo en Automoción y Robótica\\Universidad Tecnológica Nacional, Facultad Regional Córdoba}
25
 
26 289 guanucolui
% \logo{%
27
%   \includegraphics[width=0.1\paperwidth,keepaspectratio]{CUDARlogo}%
28
%   \hspace{\dimexpr\paperwidth-2cm-5pt}%
29
%   \includegraphics[width=0.05\paperwidth,keepaspectratio]{UTNlogo}%
30
%}
31
% logo of my university
32
% \titlegraphic{\includegraphics[width=2cm]{logopolito}\hspace*{4.75cm}~%
33
%    \includegraphics[width=2cm]{logopolito}
34
% }
35
 
36 277 maximiq
\titlegraphic{\includegraphics[width=5.5cm]{phr_small.png}}
37 279 maximiq
 
38 277 maximiq
\AtBeginSection[]{
39
  \begin{frame}
40
    \frametitle{Contenidos}
41
    \tableofcontents[currentsection,hideallsubsections]
42
  \end{frame}
43
}
44
 
45
 
46
\begin{document}
47
 
48
\begin{frame}
49
\titlepage
50
\end{frame}
51
 
52 282 maximiq
\begin{frame}
53
\frametitle{Contenidos}
54 277 maximiq
\tableofcontents[hideallsubsections]
55
\end{frame}
56
 
57
 
58 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
59
\section{Introducción}
60
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
61
 
62 277 maximiq
\begin{frame}
63 279 maximiq
\frametitle{Introducción}
64
\begin{center}
65
\includegraphics[width=0.6\textwidth]{prof.pdf}
66
\end{center}
67 277 maximiq
\end{frame}
68
 
69 279 maximiq
\begin{frame}
70
\frametitle{Kit CPLD}
71
\begin{center}
72
\includegraphics[height=0.5\textheight]{kit_cpld_per.png} \hspace{1ex}
73
\includegraphics[height=0.4\textheight]{kit_cpld.png}
74
\end{center}
75
\end{frame}
76
 
77
\begin{frame}
78
\frametitle{Plataforma de Hardware Reconfigurable}
79
\begin{center}
80
\includegraphics[width=1\textwidth]{phr_small.png}
81
\end{center}
82
\end{frame}
83
 
84 282 maximiq
\begin{frame}
85
\frametitle{Hardware libre}
86
\begin{center}
87
\includegraphics[width=0.9\textwidth]{Ohw-logo.pdf}
88
\end{center}
89
\end{frame}
90
 
91 277 maximiq
\section[Diagrama de bloques]{Diagrama de bloques del Hardware}
92
\begin{frame}
93
\frametitle{Diagrama de bloques del Hardware}
94
\transfade
95
\begin{center}
96
    \includegraphics<1>[width=0.9\textwidth]{block1.pdf}
97
    \includegraphics<2>[width=0.9\textwidth]{block2.pdf}
98
    \includegraphics<3>[width=0.9\textwidth]{block3.pdf}
99
\end{center}
100
\end{frame}
101
 
102 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
103
\section{Placa PHR}
104
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
105 277 maximiq
 
106
\begin{frame}
107
\frametitle{Placa PHR}
108
\begin{center}
109 279 maximiq
\includegraphics[width=\textwidth]{phr_text.png}
110 277 maximiq
\end{center}
111
\end{frame}
112
 
113 282 maximiq
\subsection{Características} %%%%%%%%%%%%%%%%%%%%%%%%%%%
114
 
115 277 maximiq
\begin{frame}
116
\frametitle{Características}
117
 
118
\begin{description}[Memoria PROM:]
119
 
120
\item [FPGA:] Xilinx Spartan-3A XC3S200A (VQG100).
121
\pause
122
\item [Memoria PROM:] Xilinx XCF02S.
123
\pause
124
\item [Voltaje entrada:] 5V.
125
\pause
126
\item [Relojes:] Un reloj fijo y tres seleccionables:
127
 
128
        \begin{enumerate}
129
        \item 50 MHz.
130
        \item 16 MHz, 1 MHz, 500 kHz y 250 kHz.
131
        \item 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
132
        \item 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
133
   \end{enumerate}
134
\pause
135
\item [GPIO:] 28 pines en total.
136
\end{description}
137
 
138
\end{frame}
139
 
140 282 maximiq
\begin{frame}
141
\frametitle{El chip FPGA (XC3S200A)}
142
\begin{description}[E/S pares diferenciales máximo:]
143
\item [Número de compuertas:] 200K
144
\item [Celdas lógicas equivalentes:] 4032
145
\item [CLBs:] 448
146
\item [Bits de RAM distribuida:] 28K
147
\item [Bits de Bloques de RAM:] 288K
148
\item [Multiplicadores dedicados:] 16
149
\item [DCMs:] 4
150
\item [Máximo número de E/S:] 248
151
\item [E/S pares diferenciales máximo:] 112
152
\end{description}
153
\end{frame}
154
 
155
 
156 277 maximiq
\begin{frame}[b]
157
\frametitle{Periféricos}
158
\only<1-5>{
159
\begin{itemize}
160
\item \textbf<1>{8 LEDs}
161 282 maximiq
\item \textbf<2>{8 llaves (\emph{DIP switch})}
162 277 maximiq
\item \textbf<3>{4 pulsadores}
163
\item \textbf<4>{Display de 7 segmentos cuádruple}
164
\item \textbf<5>{Puerto serie}
165
\end{itemize}
166
}
167
 
168
%\vspace{3cm}
169
\begin{center}
170
\includegraphics<1>[width=1\textwidth]{phr_top_leds.png}
171
\includegraphics<2>[width=1\textwidth]{phr_top_switches.png}
172
\includegraphics<3>[width=1\textwidth]{phr_top_botones.png}
173
\includegraphics<4>[width=1\textwidth]{phr_top_display.png}
174
\includegraphics<5>[width=1\textwidth]{phr_top_nada.png}
175
\includegraphics<6>[width=1\textwidth]{phr_top.png}
176
\end{center}
177
 
178
\vspace{1ex}
179
 
180
\end{frame}
181
 
182 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
183
\section{Placa S3Power}
184
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
185 277 maximiq
 
186 282 maximiq
%
187 277 maximiq
\begin{frame}
188
\frametitle{Placa S3Power}
189
\begin{center}
190
\includegraphics[width=0.8\textwidth]{s3power_small.png}
191
\end{center}
192
\end{frame}
193
 
194 282 maximiq
%
195 277 maximiq
\begin{frame}
196 282 maximiq
\frametitle{Desarrollo del INTI}
197 279 maximiq
\begin{center}
198
\includegraphics[width=0.6\textwidth]{s3power_inti.png}
199
 
200
Christian Huy y Diego Brengi
201
 
202 282 maximiq
\emph{Instituto Nacional de Tecnología Industrial}
203 279 maximiq
\end{center}
204 277 maximiq
\end{frame}
205
 
206 282 maximiq
\subsection{Requerimientos de alimentación de la FPGA} %%%%%%%%%%%%%%%%
207
 
208
%
209 277 maximiq
\begin{frame}
210
\frametitle{Voltajes de alimentación}
211
\begin{center}
212
\begin{tabular}{|c|p{4.5cm}|p{3cm}|}
213
        \hline
214
        \textbf{Entrada} & \textbf{Alimienta a} & \textbf{Tensión nominal} \\  \hline
215
        \hline
216
   VCCINT  & Núcleo interno (CLBs, bloques de RAM).  & 1.2V    \\      \hline
217
   VCCAUX  & DCMs, drivers diferenciales, pines de configuración dedicados y la  interfaz JTAG.    & 2.5V o 3.3V    \\ \hline
218
   VCCO0  & Banco de E/S número 0.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
219
   VCCO1  & Banco de E/S número 1.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.   \\      \hline
220
   VCCO2  & Banco de E/S número 2.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
221
   VCCO3  & Banco de E/S número 3.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
222
\end{tabular}
223
\end{center}
224
\end{frame}
225
 
226 282 maximiq
%
227 277 maximiq
\begin{frame}
228
\frametitle{Circuito POR}
229
El circuito \emph{Power On RESET} verifica:
230
\begin{itemize}
231
\item VCCINT
232
\item VCCAUX
233
\item VCCO2
234
\end{itemize}
235
\pause
236
Tiempos de encendido:
237
\begin{center}
238
\begin{tabular}{|c|l|c|c|}
239
        \hline
240
        \textbf{Símbolo} & \textbf{Rampa de} & \textbf{Min} & \textbf{Max} \\  \hline
241
        \hline
242
   VCCINTR & VCCINT  & 0.2 ms & 100 ms   \\     \hline
243
        VCCAUXR & VCCAUX  & 0.2 ms & 100 ms   \\        \hline
244
        VCCO2R  & VCCO del Banco 2  & 0.2 ms & 100 ms   \\      \hline
245
\end{tabular}
246
\end{center}
247
\end{frame}
248
 
249
 
250 282 maximiq
\subsection{S3Power} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
251 277 maximiq
 
252
\begin{frame}
253
\frametitle{Voltajes elegidos}
254
\begin{itemize}
255
\item 1.2V y 2.5A para la lógica interna.
256
\item 3.3V y 2.5A para los bancos de pines.
257
\item 2.5V y 200mA para el módulo de comunicación JTAG.
258
\end{itemize}
259
\end{frame}
260
 
261
\begin{frame}
262
\frametitle{El chip TPS75003}
263
\begin{itemize}
264
\item<1-> Posee tres reguladores de tensión: Dos tipo Buck de 3A y eficiencia del 95\% y otro regulador lineal de 300 mA.
265
\item<2-> Voltaje de entrada de entre 2.2V y 6.5 V.
266
\item<3-> Arranque suave e independiente para cada regulador.
267
\item<4-> Tensiones ajustables de 1.2 V a 6.5 V para los convertidores Buck y de 1.0 V a 6.5 V para el convertidor lineal.
268
\end{itemize}
269
\end{frame}
270
 
271
\begin{frame}
272 282 maximiq
\frametitle{Arranque}
273 277 maximiq
\begin{center}
274
\includegraphics[width=0.9\textwidth]{arranque.pdf}
275
\end{center}
276
\end{frame}
277
 
278
 
279 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
280 277 maximiq
\section{Placa OOCDLink}
281 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
282
 
283 277 maximiq
\begin{frame}
284
\frametitle{Placa OOCDLink}
285
\begin{center}
286
\includegraphics[width=0.8\textwidth]{oocdlink_small.png}
287
\end{center}
288
\end{frame}
289
 
290 282 maximiq
\subsection{FTDI chip} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
291
 
292 277 maximiq
\begin{frame}
293 282 maximiq
\frametitle{El chip FT2232D}
294
\begin{itemize}
295
\item <1->Cumple con USB 2.0 Full Speed (12 Mbits/sec)
296
\item <2->Tiene una tasa de transferencia de entre 300 y 3 MBaud
297
\item <3->Forma dos canales de comunicación
298
\item <4->Desde el SO, la interfaz puede verse como un \emph{puerto serie virtual}
299
\item <5->Existen librerías para implementar JTAG, I2C y SPI
300
\end{itemize}
301
\end{frame}
302
 
303
\begin{frame}
304
\frametitle{El chip FT2232D}
305 277 maximiq
\begin{center}
306
\includegraphics[width=1\textwidth]{FTblock.pdf}
307
\end{center}
308
\end{frame}
309
 
310 282 maximiq
 
311
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
312 277 maximiq
\section{Configuración de la FPGA}
313 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
314
 
315 277 maximiq
\begin{frame}
316
\frametitle{Modos de configuración (familia Spartan-3A)}
317
\begin{itemize}
318
\item \textbf<2>{\textsl{Master Serial} desde una memoria PROM Flash de Xilinx}
319
\item \textsl{Serial Peripheral Interface} (SPI) desde una memoria Flash SPI
320
\item \textsl{Byte Peripheral Interface} (BPI) desde una memoria NOR Flash
321
\item \textsl{Slave Serial}, típicamente cargada desde un procesador
322
\item \textsl{Slave Parallel}, típicamente cargada desde un procesador
323
\item \textbf<2>{\textsl{Boundary Scan} (JTAG), típicamente cargada desde un procesador}
324
\end{itemize}
325
\end{frame}
326
 
327
 
328
\begin{frame}
329
\frametitle{Selección de los modos de configuración}
330
\includegraphics[width=1\textwidth]{config_modes.pdf}
331
\end{frame}
332
 
333
\begin{frame}
334
\frametitle{Circuito de configuración}
335
\includegraphics[width=1\textwidth]{conf_mod_sche.pdf}
336
\end{frame}
337
 
338
 
339 282 maximiq
\subsection{Software} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
340 277 maximiq
 
341
\begin{frame}
342
\frametitle{xc3sprog}
343
\begin{center}
344 279 maximiq
\includegraphics[width=1\textwidth]{xc3sprog.pdf}
345 277 maximiq
\end{center}
346
\end{frame}
347
 
348
\begin{frame}
349
\frametitle{xc3sprog}
350
\begin{center}
351
\includegraphics[width=0.8\textwidth]{front-end.pdf}
352
\end{center}
353
\end{frame}
354
 
355 279 maximiq
\begin{frame}
356
\frametitle{PHR GUI}
357 277 maximiq
\begin{center}
358
\includegraphics[width=0.8\textwidth]{phr-gui.png}
359
\end{center}
360
\end{frame}
361
 
362
\appendix
363
 
364 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
365 277 maximiq
\section*{Terminando}
366 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
367
 
368
\subsection{Comunidad}
369
 
370 277 maximiq
\begin{frame}
371 282 maximiq
\frametitle{Comunidad de hardware abierto}
372 279 maximiq
\begin{center}
373 282 maximiq
\includegraphics[width=0.6\textwidth]{oc.jpg}
374 279 maximiq
\end{center}
375 277 maximiq
\end{frame}
376
 
377 279 maximiq
\begin{frame}
378 282 maximiq
\frametitle{Otros proyectos Open Hardware}
379
\begin{itemize}
380
\item <1-2>OpenRISC
381
\item <2-2>LEON
382
\item <3>Arduino
383
\item <4>CUBEBUG-1
384
\end{itemize}
385 279 maximiq
\begin{center}
386 282 maximiq
\includegraphics<3>[width=1\textwidth]{ohwp_arduino.jpg}
387
\includegraphics<4>[width=1\textwidth]{ohwp_cubeBug1.jpg}
388 279 maximiq
\end{center}
389
\end{frame}
390 277 maximiq
 
391 282 maximiq
 
392
\subsection{Sitio web del proyecto}
393
 
394 279 maximiq
\begin{frame}
395 282 maximiq
\begin{center}
396
\includegraphics[width=1\textwidth]{opencores.png}
397
\end{center}
398
\end{frame}
399
 
400
\subsection{Fin}
401
 
402
\begin{frame}
403 279 maximiq
\frametitle{¿Preguntas?}
404
\begin{center}
405
\includegraphics[height=0.9\textheight]{question_.pdf}
406
\end{center}
407
\end{frame}
408
 
409
 
410 277 maximiq
\end{document}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.