OpenCores
URL https://opencores.org/ocsvn/phr/phr/trunk

Subversion Repositories phr

[/] [phr/] [trunk/] [doc/] [papers/] [PHR/] [uEA2014/] [slide/] [beamer/] [PHRbeamer.tex] - Blame information for rev 290

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 277 maximiq
%\documentclass[handout]{beamer}
2
\documentclass{beamer}
3
 
4
\usepackage [utf8] {inputenc}
5
\usepackage [spanish] {babel}
6
 
7
\usepackage{graphicx}
8
\graphicspath{{images/}}
9
 
10 279 maximiq
%\setbeamertemplate{navigation symbols}{}  % borra los controles de navegación
11 277 maximiq
 
12 282 maximiq
%\usetheme{Warsaw}
13
\usetheme{Frankfurt}
14 277 maximiq
\usecolortheme[RGB={70,70,255}]{structure}
15
 
16 279 maximiq
\setbeamercovered{transparent=0}
17
%\setbeamercovered{transparent=40}
18 277 maximiq
 
19
%\beamersetuncovermixins{\opaqueness<1>{25}}{\opaqueness<2->{15}}
20
 
21
\title{Plataforma de Hardware Reconfigurable}
22
\author{Luis Guanuco, Sergio  Olmedo, Maximiliano Quinteros}
23
\date{\today}
24
\institute{Centro Universitario de Desarrollo en Automoción y Robótica\\Universidad Tecnológica Nacional, Facultad Regional Córdoba}
25
 
26 289 guanucolui
% \logo{%
27
%   \includegraphics[width=0.1\paperwidth,keepaspectratio]{CUDARlogo}%
28
%   \hspace{\dimexpr\paperwidth-2cm-5pt}%
29
%   \includegraphics[width=0.05\paperwidth,keepaspectratio]{UTNlogo}%
30
%}
31
% logo of my university
32
% \titlegraphic{\includegraphics[width=2cm]{logopolito}\hspace*{4.75cm}~%
33
%    \includegraphics[width=2cm]{logopolito}
34
% }
35
 
36 277 maximiq
\titlegraphic{\includegraphics[width=5.5cm]{phr_small.png}}
37 279 maximiq
 
38 277 maximiq
\AtBeginSection[]{
39
  \begin{frame}
40
    \frametitle{Contenidos}
41
    \tableofcontents[currentsection,hideallsubsections]
42
  \end{frame}
43
}
44
 
45
 
46
\begin{document}
47
 
48
\begin{frame}
49
\titlepage
50
\end{frame}
51
 
52 282 maximiq
\begin{frame}
53
\frametitle{Contenidos}
54 277 maximiq
\tableofcontents[hideallsubsections]
55
\end{frame}
56
 
57
 
58 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
59
\section{Introducción}
60
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
61
 
62 277 maximiq
\begin{frame}
63 290 guanucolui
%\frametitle{Introducción}
64
\frametitle{Oportunidad}
65 279 maximiq
\begin{center}
66 290 guanucolui
  \begin{itemize}
67
  \item Necesidad de recursos educativos (HW \& SW)
68
    \pause{}
69
  \item Diferentes perfiles de HW
70
    \pause{}
71
  \end{itemize}
72
%\includegraphics[width=0.6\textwidth]{prof.pdf}
73 279 maximiq
\end{center}
74 277 maximiq
\end{frame}
75
 
76 279 maximiq
\begin{frame}
77
\frametitle{Kit CPLD}
78
\begin{center}
79
\includegraphics[height=0.5\textheight]{kit_cpld_per.png} \hspace{1ex}
80
\includegraphics[height=0.4\textheight]{kit_cpld.png}
81
\end{center}
82
\end{frame}
83
 
84
\begin{frame}
85
\frametitle{Plataforma de Hardware Reconfigurable}
86
\begin{center}
87
\includegraphics[width=1\textwidth]{phr_small.png}
88
\end{center}
89
\end{frame}
90
 
91 282 maximiq
\begin{frame}
92
\frametitle{Hardware libre}
93
\begin{center}
94
\includegraphics[width=0.9\textwidth]{Ohw-logo.pdf}
95
\end{center}
96
\end{frame}
97
 
98 277 maximiq
\section[Diagrama de bloques]{Diagrama de bloques del Hardware}
99
\begin{frame}
100
\frametitle{Diagrama de bloques del Hardware}
101
\transfade
102
\begin{center}
103
    \includegraphics<1>[width=0.9\textwidth]{block1.pdf}
104
    \includegraphics<2>[width=0.9\textwidth]{block2.pdf}
105
    \includegraphics<3>[width=0.9\textwidth]{block3.pdf}
106
\end{center}
107
\end{frame}
108
 
109 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
110
\section{Placa PHR}
111
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
112 277 maximiq
 
113
\begin{frame}
114
\frametitle{Placa PHR}
115
\begin{center}
116 279 maximiq
\includegraphics[width=\textwidth]{phr_text.png}
117 277 maximiq
\end{center}
118
\end{frame}
119
 
120 282 maximiq
\subsection{Características} %%%%%%%%%%%%%%%%%%%%%%%%%%%
121
 
122 277 maximiq
\begin{frame}
123
\frametitle{Características}
124
 
125
\begin{description}[Memoria PROM:]
126
 
127
\item [FPGA:] Xilinx Spartan-3A XC3S200A (VQG100).
128
\pause
129
\item [Memoria PROM:] Xilinx XCF02S.
130
\pause
131
\item [Voltaje entrada:] 5V.
132
\pause
133
\item [Relojes:] Un reloj fijo y tres seleccionables:
134
 
135
        \begin{enumerate}
136
        \item 50 MHz.
137
        \item 16 MHz, 1 MHz, 500 kHz y 250 kHz.
138
        \item 125 kHz, 62.5 kHz, 31.25 kHz, 15.625 kHz.
139
        \item 3.9062 kHz, 1.9531 kHz, 976,56251 Hz.
140
   \end{enumerate}
141
\pause
142
\item [GPIO:] 28 pines en total.
143
\end{description}
144
 
145
\end{frame}
146
 
147 282 maximiq
\begin{frame}
148
\frametitle{El chip FPGA (XC3S200A)}
149
\begin{description}[E/S pares diferenciales máximo:]
150
\item [Número de compuertas:] 200K
151
\item [Celdas lógicas equivalentes:] 4032
152
\item [CLBs:] 448
153
\item [Bits de RAM distribuida:] 28K
154
\item [Bits de Bloques de RAM:] 288K
155
\item [Multiplicadores dedicados:] 16
156
\item [DCMs:] 4
157
\item [Máximo número de E/S:] 248
158
\item [E/S pares diferenciales máximo:] 112
159
\end{description}
160
\end{frame}
161
 
162
 
163 277 maximiq
\begin{frame}[b]
164
\frametitle{Periféricos}
165
\only<1-5>{
166
\begin{itemize}
167
\item \textbf<1>{8 LEDs}
168 282 maximiq
\item \textbf<2>{8 llaves (\emph{DIP switch})}
169 277 maximiq
\item \textbf<3>{4 pulsadores}
170
\item \textbf<4>{Display de 7 segmentos cuádruple}
171
\item \textbf<5>{Puerto serie}
172
\end{itemize}
173
}
174
 
175
%\vspace{3cm}
176
\begin{center}
177
\includegraphics<1>[width=1\textwidth]{phr_top_leds.png}
178
\includegraphics<2>[width=1\textwidth]{phr_top_switches.png}
179
\includegraphics<3>[width=1\textwidth]{phr_top_botones.png}
180
\includegraphics<4>[width=1\textwidth]{phr_top_display.png}
181
\includegraphics<5>[width=1\textwidth]{phr_top_nada.png}
182
\includegraphics<6>[width=1\textwidth]{phr_top.png}
183
\end{center}
184
 
185
\vspace{1ex}
186
 
187
\end{frame}
188
 
189 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
190
\section{Placa S3Power}
191
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
192 277 maximiq
 
193 282 maximiq
%
194 277 maximiq
\begin{frame}
195
\frametitle{Placa S3Power}
196
\begin{center}
197
\includegraphics[width=0.8\textwidth]{s3power_small.png}
198
\end{center}
199
\end{frame}
200
 
201 282 maximiq
%
202 277 maximiq
\begin{frame}
203 282 maximiq
\frametitle{Desarrollo del INTI}
204 279 maximiq
\begin{center}
205
\includegraphics[width=0.6\textwidth]{s3power_inti.png}
206
 
207
Christian Huy y Diego Brengi
208
 
209 282 maximiq
\emph{Instituto Nacional de Tecnología Industrial}
210 279 maximiq
\end{center}
211 277 maximiq
\end{frame}
212
 
213 282 maximiq
\subsection{Requerimientos de alimentación de la FPGA} %%%%%%%%%%%%%%%%
214
 
215
%
216 277 maximiq
\begin{frame}
217
\frametitle{Voltajes de alimentación}
218
\begin{center}
219
\begin{tabular}{|c|p{4.5cm}|p{3cm}|}
220
        \hline
221
        \textbf{Entrada} & \textbf{Alimienta a} & \textbf{Tensión nominal} \\  \hline
222
        \hline
223
   VCCINT  & Núcleo interno (CLBs, bloques de RAM).  & 1.2V    \\      \hline
224
   VCCAUX  & DCMs, drivers diferenciales, pines de configuración dedicados y la  interfaz JTAG.    & 2.5V o 3.3V    \\ \hline
225
   VCCO0  & Banco de E/S número 0.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
226
   VCCO1  & Banco de E/S número 1.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.   \\      \hline
227
   VCCO2  & Banco de E/S número 2.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
228
   VCCO3  & Banco de E/S número 3.    & 3.3V, 3.0V, 2.5V, 1.8V, 1.5V y 1.2V.    \\     \hline
229
\end{tabular}
230
\end{center}
231
\end{frame}
232
 
233 282 maximiq
%
234 277 maximiq
\begin{frame}
235
\frametitle{Circuito POR}
236
El circuito \emph{Power On RESET} verifica:
237
\begin{itemize}
238
\item VCCINT
239
\item VCCAUX
240
\item VCCO2
241
\end{itemize}
242
\pause
243
Tiempos de encendido:
244
\begin{center}
245
\begin{tabular}{|c|l|c|c|}
246
        \hline
247
        \textbf{Símbolo} & \textbf{Rampa de} & \textbf{Min} & \textbf{Max} \\  \hline
248
        \hline
249
   VCCINTR & VCCINT  & 0.2 ms & 100 ms   \\     \hline
250
        VCCAUXR & VCCAUX  & 0.2 ms & 100 ms   \\        \hline
251
        VCCO2R  & VCCO del Banco 2  & 0.2 ms & 100 ms   \\      \hline
252
\end{tabular}
253
\end{center}
254
\end{frame}
255
 
256
 
257 282 maximiq
\subsection{S3Power} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
258 277 maximiq
 
259
\begin{frame}
260
\frametitle{Voltajes elegidos}
261
\begin{itemize}
262
\item 1.2V y 2.5A para la lógica interna.
263
\item 3.3V y 2.5A para los bancos de pines.
264
\item 2.5V y 200mA para el módulo de comunicación JTAG.
265
\end{itemize}
266
\end{frame}
267
 
268
\begin{frame}
269
\frametitle{El chip TPS75003}
270
\begin{itemize}
271
\item<1-> Posee tres reguladores de tensión: Dos tipo Buck de 3A y eficiencia del 95\% y otro regulador lineal de 300 mA.
272
\item<2-> Voltaje de entrada de entre 2.2V y 6.5 V.
273
\item<3-> Arranque suave e independiente para cada regulador.
274
\item<4-> Tensiones ajustables de 1.2 V a 6.5 V para los convertidores Buck y de 1.0 V a 6.5 V para el convertidor lineal.
275
\end{itemize}
276
\end{frame}
277
 
278
\begin{frame}
279 282 maximiq
\frametitle{Arranque}
280 277 maximiq
\begin{center}
281
\includegraphics[width=0.9\textwidth]{arranque.pdf}
282
\end{center}
283
\end{frame}
284
 
285
 
286 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
287 277 maximiq
\section{Placa OOCDLink}
288 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
289
 
290 277 maximiq
\begin{frame}
291
\frametitle{Placa OOCDLink}
292
\begin{center}
293
\includegraphics[width=0.8\textwidth]{oocdlink_small.png}
294
\end{center}
295
\end{frame}
296
 
297 282 maximiq
\subsection{FTDI chip} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
298
 
299 277 maximiq
\begin{frame}
300 282 maximiq
\frametitle{El chip FT2232D}
301
\begin{itemize}
302
\item <1->Cumple con USB 2.0 Full Speed (12 Mbits/sec)
303
\item <2->Tiene una tasa de transferencia de entre 300 y 3 MBaud
304
\item <3->Forma dos canales de comunicación
305
\item <4->Desde el SO, la interfaz puede verse como un \emph{puerto serie virtual}
306
\item <5->Existen librerías para implementar JTAG, I2C y SPI
307
\end{itemize}
308
\end{frame}
309
 
310
\begin{frame}
311
\frametitle{El chip FT2232D}
312 277 maximiq
\begin{center}
313
\includegraphics[width=1\textwidth]{FTblock.pdf}
314
\end{center}
315
\end{frame}
316
 
317 282 maximiq
 
318
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
319 277 maximiq
\section{Configuración de la FPGA}
320 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
321
 
322 277 maximiq
\begin{frame}
323
\frametitle{Modos de configuración (familia Spartan-3A)}
324
\begin{itemize}
325
\item \textbf<2>{\textsl{Master Serial} desde una memoria PROM Flash de Xilinx}
326
\item \textsl{Serial Peripheral Interface} (SPI) desde una memoria Flash SPI
327
\item \textsl{Byte Peripheral Interface} (BPI) desde una memoria NOR Flash
328
\item \textsl{Slave Serial}, típicamente cargada desde un procesador
329
\item \textsl{Slave Parallel}, típicamente cargada desde un procesador
330
\item \textbf<2>{\textsl{Boundary Scan} (JTAG), típicamente cargada desde un procesador}
331
\end{itemize}
332
\end{frame}
333
 
334
 
335
\begin{frame}
336
\frametitle{Selección de los modos de configuración}
337
\includegraphics[width=1\textwidth]{config_modes.pdf}
338
\end{frame}
339
 
340
\begin{frame}
341
\frametitle{Circuito de configuración}
342
\includegraphics[width=1\textwidth]{conf_mod_sche.pdf}
343
\end{frame}
344
 
345
 
346 282 maximiq
\subsection{Software} %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
347 277 maximiq
 
348
\begin{frame}
349
\frametitle{xc3sprog}
350
\begin{center}
351 279 maximiq
\includegraphics[width=1\textwidth]{xc3sprog.pdf}
352 277 maximiq
\end{center}
353
\end{frame}
354
 
355
\begin{frame}
356
\frametitle{xc3sprog}
357
\begin{center}
358
\includegraphics[width=0.8\textwidth]{front-end.pdf}
359
\end{center}
360
\end{frame}
361
 
362 279 maximiq
\begin{frame}
363
\frametitle{PHR GUI}
364 277 maximiq
\begin{center}
365
\includegraphics[width=0.8\textwidth]{phr-gui.png}
366
\end{center}
367
\end{frame}
368
 
369
\appendix
370
 
371 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
372 277 maximiq
\section*{Terminando}
373 282 maximiq
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
374
 
375
\subsection{Comunidad}
376
 
377 277 maximiq
\begin{frame}
378 282 maximiq
\frametitle{Comunidad de hardware abierto}
379 279 maximiq
\begin{center}
380 282 maximiq
\includegraphics[width=0.6\textwidth]{oc.jpg}
381 279 maximiq
\end{center}
382 277 maximiq
\end{frame}
383
 
384 279 maximiq
\begin{frame}
385 282 maximiq
\frametitle{Otros proyectos Open Hardware}
386
\begin{itemize}
387
\item <1-2>OpenRISC
388
\item <2-2>LEON
389
\item <3>Arduino
390
\item <4>CUBEBUG-1
391
\end{itemize}
392 279 maximiq
\begin{center}
393 282 maximiq
\includegraphics<3>[width=1\textwidth]{ohwp_arduino.jpg}
394
\includegraphics<4>[width=1\textwidth]{ohwp_cubeBug1.jpg}
395 279 maximiq
\end{center}
396
\end{frame}
397 277 maximiq
 
398 282 maximiq
 
399
\subsection{Sitio web del proyecto}
400
 
401 279 maximiq
\begin{frame}
402 282 maximiq
\begin{center}
403
\includegraphics[width=1\textwidth]{opencores.png}
404
\end{center}
405
\end{frame}
406
 
407
\subsection{Fin}
408
 
409
\begin{frame}
410 279 maximiq
\frametitle{¿Preguntas?}
411
\begin{center}
412
\includegraphics[height=0.9\textheight]{question_.pdf}
413
\end{center}
414
\end{frame}
415
 
416
 
417 277 maximiq
\end{document}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.