OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [makefile] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 rhoads
#Makefile for MIPS-lite
2 2 rhoads
 
3 7 rhoads
#for ModelSim
4
#WORK_DIR = work
5
#DEP_FILE = _primary.dat
6
#COMPILE = vcom -check_synthesis
7 2 rhoads
 
8 7 rhoads
#for FREE VHDL simulator http://www.symphonyeda.com
9
WORK_DIR = work.sym
10
DEP_FILE = prim.dep
11
COMPILE = vhdlp -s
12 2 rhoads
 
13 7 rhoads
all: $(WORK_DIR)/tbench/$(DEP_FILE)
14 2 rhoads
 
15 7 rhoads
run: all
16
        -@echo off > output.txt
17
        -@echo on
18
        -@start tail -f output.txt
19
        vhdle -t 10ms tbench
20
        -@diff output.txt ../tools/output.txt
21 2 rhoads
 
22 7 rhoads
simulate: all
23
        vhdle -s -t 10us tbench -do simili.cmd -list trace.txt
24
        -@..\tools\tracehex
25
        -@ed trace2.txt
26 2 rhoads
 
27 7 rhoads
$(WORK_DIR)/mips_pack/$(DEP_FILE): mips_pack.vhd
28
        $(COMPILE) mips_pack.vhd
29 2 rhoads
 
30 7 rhoads
$(WORK_DIR)/alu/$(DEP_FILE): mips_pack.vhd alu.vhd
31
        $(COMPILE) alu.vhd
32 2 rhoads
 
33 7 rhoads
$(WORK_DIR)/bus_mux/$(DEP_FILE): mips_pack.vhd bus_mux.vhd
34
        $(COMPILE) bus_mux.vhd
35 2 rhoads
 
36 7 rhoads
$(WORK_DIR)/control/$(DEP_FILE): mips_pack.vhd control.vhd
37
        $(COMPILE) control.vhd
38 2 rhoads
 
39 7 rhoads
$(WORK_DIR)/mem_ctrl/$(DEP_FILE): mips_pack.vhd mem_ctrl.vhd
40
        $(COMPILE) mem_ctrl.vhd
41 2 rhoads
 
42 7 rhoads
$(WORK_DIR)/mult/$(DEP_FILE): mips_pack.vhd mult.vhd
43
        $(COMPILE) mult.vhd
44 2 rhoads
 
45 7 rhoads
$(WORK_DIR)/pc_next/$(DEP_FILE): mips_pack.vhd pc_next.vhd
46
        $(COMPILE) pc_next.vhd
47 2 rhoads
 
48 7 rhoads
$(WORK_DIR)/reg_bank/$(DEP_FILE): mips_pack.vhd reg_bank.vhd
49
        $(COMPILE) reg_bank.vhd
50 2 rhoads
 
51 7 rhoads
$(WORK_DIR)/shifter/$(DEP_FILE): mips_pack.vhd shifter.vhd
52
        $(COMPILE) shifter.vhd
53
 
54
$(WORK_DIR)/mips_cpu/$(DEP_FILE): mips_cpu.vhd \
55
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
56
        $(WORK_DIR)/alu/$(DEP_FILE) \
57
        $(WORK_DIR)/bus_mux/$(DEP_FILE) \
58
        $(WORK_DIR)/control/$(DEP_FILE) \
59
        $(WORK_DIR)/mem_ctrl/$(DEP_FILE) \
60
        $(WORK_DIR)/mult/$(DEP_FILE) \
61
        $(WORK_DIR)/pc_next/$(DEP_FILE) \
62
        $(WORK_DIR)/reg_bank/$(DEP_FILE) \
63
        $(WORK_DIR)/shifter/$(DEP_FILE)
64
        $(COMPILE) mips_cpu.vhd
65
 
66
$(WORK_DIR)/ram/$(DEP_FILE): mips_pack.vhd ram.vhd
67
        $(COMPILE) -87 ram.vhd
68
 
69
$(WORK_DIR)/tbench/$(DEP_FILE): mips_pack.vhd tbench.vhd \
70
        $(WORK_DIR)/mips_pack/$(DEP_FILE) \
71
        $(WORK_DIR)/mips_cpu/$(DEP_FILE) \
72
        $(WORK_DIR)/ram/$(DEP_FILE)
73
        $(COMPILE) tbench.vhd
74
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.