OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [plasma_if.ucf] - Blame information for rev 417

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 238 rhoads
NET "clk_in" TNM_NET = "clk_in";
2
TIMESPEC "TS_clk_in" = PERIOD "clk_in" 20 ns HIGH 50 %;
3
#NET "clk_reg1" TNM_NET = "clk_reg1";
4
#TIMESPEC "TS_clk_reg1" = PERIOD "clk_reg1" 40 ns HIGH 50 %;
5
NET "clk_reg1" TNM_NET = "clk_reg1";
6
TIMESPEC "TS_clk_reg1" = PERIOD "clk_reg1" 39.9 ns HIGH 50 %;
7
#PACE: Start of Constraints generated by PACE
8
#PACE: Start of PACE I/O Pin Assignments
9
NET "clk_in" LOC = "T9";
10
NET "gpio0_out<0>" LOC = "K12";
11
NET "gpio0_out<10>" LOC = "N15";
12
NET "gpio0_out<11>" LOC = "P15";
13
NET "gpio0_out<12>" LOC = "R16";
14
NET "gpio0_out<13>" LOC = "F13";
15
NET "gpio0_out<14>" LOC = "N16";
16
NET "gpio0_out<15>" LOC = "P16";
17
NET "gpio0_out<16>" LOC = "E13";
18
NET "gpio0_out<17>" LOC = "F14";
19
NET "gpio0_out<18>" LOC = "G14";
20
NET "gpio0_out<19>" LOC = "D14";
21
NET "gpio0_out<1>" LOC = "P14";
22
NET "gpio0_out<24>" LOC = "R12";
23
NET "gpio0_out<25>" LOC = "T12";
24
NET "gpio0_out<26>" LOC = "R11";
25
NET "gpio0_out<27>" LOC = "R9";
26
NET "gpio0_out<28>" LOC = "T10";
27
NET "gpio0_out<2>" LOC = "L12";
28
NET "gpio0_out<3>" LOC = "N14";
29
NET "gpio0_out<4>" LOC = "P13";
30
NET "gpio0_out<5>" LOC = "N12";
31
NET "gpio0_out<6>" LOC = "P12";
32
NET "gpio0_out<7>" LOC = "P11";
33
NET "gpio0_out<8>" LOC = "E14";
34
NET "gpio0_out<9>" LOC = "G13";
35
NET "gpioA_in<0>" LOC = "F12";
36
NET "gpioA_in<10>" LOC = "L13";
37
NET "gpioA_in<1>" LOC = "G12";
38
NET "gpioA_in<2>" LOC = "H14";
39
NET "gpioA_in<30>" LOC = "M15";
40
NET "gpioA_in<31>" LOC = "M16";
41
NET "gpioA_in<3>" LOC = "H13";
42
NET "gpioA_in<4>" LOC = "J14";
43
NET "gpioA_in<5>" LOC = "J13";
44
NET "gpioA_in<6>" LOC = "K14";
45
NET "gpioA_in<7>" LOC = "K13";
46
NET "gpioA_in<8>" LOC = "M13";
47
NET "gpioA_in<9>" LOC = "M14";
48
NET "ram_address<10>" LOC = "E3";
49
NET "ram_address<11>" LOC = "E4";
50
NET "ram_address<12>" LOC = "G5";
51
NET "ram_address<13>" LOC = "H3";
52
NET "ram_address<14>" LOC = "H4";
53
NET "ram_address<15>" LOC = "J4";
54
NET "ram_address<16>" LOC = "J3";
55
NET "ram_address<17>" LOC = "K3";
56
NET "ram_address<18>" LOC = "K5";
57
NET "ram_address<19>" LOC = "L3";
58
NET "ram_address<2>" LOC = "L5";
59
NET "ram_address<3>" LOC = "N3";
60
NET "ram_address<4>" LOC = "M4";
61
NET "ram_address<5>" LOC = "M3";
62
NET "ram_address<6>" LOC = "L4";
63
NET "ram_address<7>" LOC = "G4";
64
NET "ram_address<8>" LOC = "F3";
65
NET "ram_address<9>" LOC = "F4";
66
NET "ram_ce1_n" LOC = "P7";
67
NET "ram_ce2_n" LOC = "N5";
68
NET "ram_data<0>" LOC = "P2";
69
NET "ram_data<10>" LOC = "G1";
70
NET "ram_data<11>" LOC = "F5";
71
NET "ram_data<12>" LOC = "C3";
72
NET "ram_data<13>" LOC = "K2";
73
NET "ram_data<14>" LOC = "M1";
74
NET "ram_data<15>" LOC = "N1";
75
NET "ram_data<16>" LOC = "N7";
76
NET "ram_data<17>" LOC = "T8";
77
NET "ram_data<18>" LOC = "R6";
78
NET "ram_data<19>" LOC = "T5";
79
NET "ram_data<1>" LOC = "N2";
80
NET "ram_data<20>" LOC = "R5";
81
NET "ram_data<21>" LOC = "C2";
82
NET "ram_data<22>" LOC = "C1";
83
NET "ram_data<23>" LOC = "B1";
84
NET "ram_data<24>" LOC = "D3";
85
NET "ram_data<25>" LOC = "P8";
86
NET "ram_data<26>" LOC = "F2";
87
NET "ram_data<27>" LOC = "H1";
88
NET "ram_data<28>" LOC = "J2";
89
NET "ram_data<29>" LOC = "L2";
90
NET "ram_data<2>" LOC = "M2";
91
NET "ram_data<30>" LOC = "P1";
92
NET "ram_data<31>" LOC = "R1";
93
NET "ram_data<3>" LOC = "K1";
94
NET "ram_data<4>" LOC = "J1";
95
NET "ram_data<5>" LOC = "G2";
96
NET "ram_data<6>" LOC = "E1";
97
NET "ram_data<7>" LOC = "D1";
98
NET "ram_data<8>" LOC = "D2";
99
NET "ram_data<9>" LOC = "E2";
100
NET "ram_lb1_n" LOC = "P6";
101
NET "ram_lb2_n" LOC = "P5";
102
NET "ram_oe_n" LOC = "K4";
103
NET "ram_ub1_n" LOC = "T4";
104
NET "ram_ub2_n" LOC = "R4";
105
NET "ram_we_n" LOC = "G3";
106
NET "reset" LOC = "L14";
107
NET "uart_read" LOC = "T13";
108
NET "uart_write" LOC = "R13";
109
#PACE: Start of PACE Area Constraints
110
#PACE: Start of PACE Prohibit Constraints
111
#PACE: End of Constraints generated by PACE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.