OpenCores
URL https://opencores.org/ocsvn/plb2wbbridge/plb2wbbridge/trunk

Subversion Repositories plb2wbbridge

[/] [plb2wbbridge/] [trunk/] [systems/] [test_system_sim/] [32bit_on_128bitPLB_syn/] [simulation/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 feddischso
SIM_DIR=$(shell pwd)
2
 
3
XPS_PROJ_DIR=$(SIM_DIR)/..
4
SIM_BIN_DIR=$(SIM_DIR)/sim_bin
5
COMMON_DIR=$(SIM_DIR)/../../common
6
LOG_DIR=$(SIM_DIR)/log
7
PLB_BFM_SETUP_DIR=$(SIM_DIR)/../../plb_bfm_setup
8
 
9
 
10
include $(COMMON_DIR)/Makefile
11
 
12
 
13
 
14
all: sim
15
 
16
 
17
TEST_CASES += test_cases/simple_read_write
18
 
19
WORK_TARGET=$(SIM_BIN_DIR)/work/system/_primary.dat
20
 
21
 
22
 
23
###
24
#
25
#       note: WORK_TARGET is defined some lines above, the rest in ../../common/Makefile
26
#
27
COMPILE_COMPONENTS=$(TESTRAM_TARGET) $(PLB2WB_BRIDGE_TARGET) $(WB_TARGET) $(PLB_BFM_TARGET) $(WORK_TARGET)
28
 
29
 
30
 
31
#
32
#       Generate Simulation HDL Files
33
#   (This is the same than  XPS-Gui->Simulation->Generate Simulation HDL Files)
34
#
35
$(SIM_DIR)/behavioral: $(XPS_PROJ_DIR)/system.mhs
36
        @mkdir -p $(LOG_DIR)
37
        simgen $(XPS_PROJ_DIR)/system.mhs       -lang vhdl                                      \
38
                                                                                                        -p virtex5                              \
39
                                                                                                        -m beh                                          \
40
                                                                                                        -od $(XPS_PROJ_DIR)/    \
41
                                                                                                        -s mti                                          \
42
                                                                                                        -lp $(LIB_DIR)                          \
43
                                                                                                        -log $(LOG_DIR)/simgen
44
        @mv simgen.opt log      # there is no simgen-flag for this!
45
 
46
 
47
 
48
 
49
 
50
# PLB_BFM_TARGET=$(SIM_BIN_DIR)/plbv46_bfm/system/_primary.dat
51
# #BFM_SOURCE=$() TODO
52
# $(PLB_BFM_TARGET):
53
# cd $(SIM_BIN_DIR);                                                                                                                                                                                            \
54
# vlib plbv46_bfm;                                                                                                                                                                                                      \
55
# vmap plbv46_bfm plbv46_bfm;                                                                                                                                                                   \
56
# vlib plbv46_master_bfm_v1_00_a;                                                                                                                                                               \
57
# vmap plbv46_master_bfm_v1_00_a plbv46_master_bfm_v1_00_a;                                                                                     \
58
# vlib plbv46_monitor_bfm_v1_00_a;                                                                                                                                                              \
59
# vmap plbv46_monitor_bfm_v1_00_a plbv46_monitor_bfm_v1_00_a;                                                                                   \
60
# vlib plbv46_slave_bfm_v1_00_a;                                                                                                                                                                \
61
# vmap plbv46_slave_bfm_v1_00_a plbv46_slave_bfm_v1_00_a;                                                                                               \
62
# vcom $(VHDL_CFLAGS) -work plbv46_bfm                                                                                                                                          \
63
#       "$(PLB_BFM_SETUP_DIR)/plb_dcl_128.vhd";                                                                                                                         \
64
# vcom $(VHDL_CFLAGS) -work plbv46_master_bfm_v1_00_a                                                                                                   \
65
#       "$(PLB_BFM_LIB_DIR)/pcores/plbv46_master_bfm_v1_00_a/hdl/vhdl/plbv46_master_bfm.vhd" ; \
66
# vcom $(VHDL_CFLAGS) -work plbv46_monitor_bfm_v1_00_a                                                                                                  \
67
#       "$(PLB_BFM_LIB_DIR)/pcores/plbv46_monitor_bfm_v1_00_a/hdl/vhdl/plbv46_monitor_bfm.vhd";\
68
# vcom $(VHDL_CFLAGS) -work plbv46_slave_bfm_v1_00_a                                                                                                            \
69
#       "$(PLB_BFM_LIB_DIR)/pcores/plbv46_slave_bfm_v1_00_a/hdl/vhdl/plbv46_slave_bfm.vhd";
70
 
71
 
72
 
73
 
74
 
75
$(WORK_TARGET): $(SIM_DIR)/behavioral $(SIM_BIN_DIR)/../testbench/system_tb.vhd
76
        cd $(SIM_BIN_DIR);      \
77
        vlib work;                              \
78
        vmap work work;         \
79
        vlog -novopt -93 -work work  "../behavioral/wb_conbus_0_wrapper.v";                     \
80
        vcom $(VHDL_CFLAGS) -work work \
81
                              "../behavioral/onchip_ram_0_wrapper.vhd"        \
82
                              "../behavioral/onchip_ram_1_wrapper.vhd"        \
83
                              "../behavioral/onchip_ram_2_wrapper.vhd"        \
84
                              "../behavioral/onchip_ram_3_wrapper.vhd"        \
85
                              "../behavioral/mb_plb_wrapper.vhd"              \
86
                              "../behavioral/plb_bfm_master_32_wrapper.vhd"   \
87
                              "../behavioral/plb_bfm_master_64_wrapper.vhd"   \
88
                              "../behavioral/plb_bfm_master_128_wrapper.vhd"   \
89
                              "../behavioral/plb_bfm_monitor_wrapper.vhd"     \
90
                              "../behavioral/plb_bfm_slave_wrapper.vhd"       \
91
                              "../behavioral/plb_bfm_synch_wrapper.vhd"       \
92
                              "../behavioral/plb2wb_bridge_0_wrapper.vhd"     \
93
                              "../behavioral/system.vhd"                      \
94
                              "../testbench/system_tb.vhd"
95
 
96
 
97
 
98
 
99
 
100
 
101
compile: $(SIM_BIN_DIR)/modelsim.ini $(COMPILE_COMPONENTS)
102
 
103
 
104
 
105
 
106
 
107
clean:
108
        rm -rf                                          \
109
        $(SIM_DIR)/behavioral   \
110
        $(SIM_BIN_DIR)                          \
111
        $(LOG_DIR)
112
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.