1 |
2 |
feddischso |
CUR_DIR=$(shell pwd)
|
2 |
|
|
|
3 |
|
|
|
4 |
|
|
# IP-Library
|
5 |
|
|
LIB_DIR=$(CUR_DIR)/../EDK_Libs
|
6 |
|
|
# Wishbone Library
|
7 |
|
|
WISHBONE_LIB_DIR=$(LIB_DIR)/WishboneIPLib
|
8 |
|
|
# VHDL compile flags
|
9 |
|
|
VHDL_CFLAGS="-novopt -93 -error -check_synthesis -defercheck -deferSubpgmCheck -rangecheck "
|
10 |
|
|
|
11 |
|
|
# not used at the moment
|
12 |
|
|
#PLB_BFM_LIB_DIR=/opt/Xilinx/11.1/EDK/hw/XilinxBFMinterface
|
13 |
|
|
|
14 |
|
|
## Uncomment this, if you are using cygwin in a windows environment
|
15 |
|
|
# (Check the paths in common/Makefile ->> vmap entries)
|
16 |
|
|
#ENVIRONMENT="cygwin"
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
all: sim assert.log simulation.log error.log
|
22 |
|
|
|
23 |
|
|
.PHONY: sim assert.log simulation.log error.log
|
24 |
|
|
|
25 |
|
|
newsim: cleansim sim
|
26 |
|
|
|
27 |
|
|
sim: t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13
|
28 |
|
|
|
29 |
|
|
|
30 |
|
|
TEST_CASES+="32bit_on_128bitPLB_syn/simulation/test_cases/simple_read_write"
|
31 |
|
|
TEST_CASES+="32bit_on_128bitPLB_syn/simulation/test_cases/simple_line_rw"
|
32 |
|
|
TEST_CASES+="32bit_on_128bitPLB_syn/simulation/test_cases/simple_burst_rw"
|
33 |
|
|
TEST_CASES+="32bit_on_128bitPLB_syn/simulation/test_cases/stressful_read_write"
|
34 |
|
|
TEST_CASES+="32bit_on_128bitPLB_asyn/simulation/test_cases/simple_read_write"
|
35 |
|
|
TEST_CASES+="32bit_on_128bitPLB_asyn/simulation/test_cases/simple_line_rw"
|
36 |
|
|
TEST_CASES+="32bit_on_128bitPLB_asyn/simulation/test_cases/simple_burst_rw"
|
37 |
|
|
TEST_CASES+="32bit_on_128bitPLB_asyn/simulation/test_cases/stressful_read_write"
|
38 |
|
|
TEST_CASES+="wb_retries/simulation/test_cases/simple_retries"
|
39 |
|
|
TEST_CASES+="wb_err_and_rst/simulation/test_cases/errors_and_rst"
|
40 |
|
|
TEST_CASES+="wb_err_and_rst/simulation/test_cases/timeouts"
|
41 |
|
|
TEST_CASES+="wb_irqs/simulation/test_cases/irq_tests"
|
42 |
|
|
TEST_CASES+="simple/simulation/test_cases/stressful_read_write"
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
t1:
|
46 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_syn/simulation/test_cases/simple_read_write" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
47 |
|
|
|
48 |
|
|
t2:
|
49 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_syn/simulation/test_cases/simple_line_rw" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
50 |
|
|
|
51 |
|
|
t3:
|
52 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_syn/simulation/test_cases/simple_burst_rw" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
53 |
|
|
|
54 |
|
|
t4:
|
55 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_syn/simulation/test_cases/stressful_read_write" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
56 |
|
|
|
57 |
|
|
|
58 |
|
|
t5:
|
59 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_asyn/simulation/test_cases/simple_read_write" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
60 |
|
|
|
61 |
|
|
t6:
|
62 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_asyn/simulation/test_cases/simple_line_rw" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
63 |
|
|
|
64 |
|
|
t7:
|
65 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_asyn/simulation/test_cases/simple_burst_rw" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
66 |
|
|
|
67 |
|
|
t8:
|
68 |
|
|
$(MAKE) -C "32bit_on_128bitPLB_asyn/simulation/test_cases/stressful_read_write" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
69 |
|
|
|
70 |
|
|
t9:
|
71 |
|
|
$(MAKE) -C "wb_retries/simulation/test_cases/simple_retries" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
72 |
|
|
|
73 |
|
|
t10:
|
74 |
|
|
$(MAKE) -C "wb_err_and_rst/simulation/test_cases/errors_and_rst" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
75 |
|
|
|
76 |
|
|
t11:
|
77 |
|
|
$(MAKE) -C "wb_err_and_rst/simulation/test_cases/timeouts" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
78 |
|
|
|
79 |
|
|
t12:
|
80 |
|
|
$(MAKE) -C "wb_irqs/simulation/test_cases/irq_tests" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
81 |
|
|
|
82 |
|
|
t13:
|
83 |
|
|
$(MAKE) -C "simple/simulation/test_cases/stressful_read_write" sim LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) PLB_BFM_LIB_DIR=$(PLB_BFM_LIB_DIR) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
84 |
|
|
|
85 |
|
|
|
86 |
|
|
|
87 |
|
|
|
88 |
|
|
compile:
|
89 |
|
|
$(MAKE) -C $(CUR_DIR)/32bit_on_128bitPLB_syn/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
90 |
|
|
$(MAKE) -C $(CUR_DIR)/32bit_on_128bitPLB_asyn/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
91 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_retries/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
92 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_err_and_rst/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
93 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_irqs/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
94 |
|
|
$(MAKE) -C $(CUR_DIR)/simple/simulation compile LIB_DIR=$(LIB_DIR) WISHBONE_LIB_DIR=$(WISHBONE_LIB_DIR) ENVIRONMENT=$(ENVIRONMENT) VHDL_CFLAGS=$(VHDL_CFLAGS);
|
95 |
|
|
|
96 |
|
|
|
97 |
|
|
clean:
|
98 |
|
|
$(MAKE) -C $(CUR_DIR)/32bit_on_128bitPLB_syn/simulation clean
|
99 |
|
|
$(MAKE) -C $(CUR_DIR)/32bit_on_128bitPLB_asyn/simulation clean
|
100 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_retries/simulation clean
|
101 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_err_and_rst/simulation clean
|
102 |
|
|
$(MAKE) -C $(CUR_DIR)/wb_irqs/simulation clean
|
103 |
|
|
$(MAKE) -C $(CUR_DIR)/simple/simulation clean
|
104 |
|
|
@for i in $(TEST_CASES); do \
|
105 |
|
|
$(MAKE) -C $$i clean; \
|
106 |
|
|
done;
|
107 |
|
|
|
108 |
|
|
cleansim:
|
109 |
|
|
@for i in $(TEST_CASES); do \
|
110 |
|
|
$(MAKE) -C $$i clean; \
|
111 |
|
|
done;
|
112 |
|
|
rm -rf error.log assert.log simulation.log
|
113 |
|
|
|
114 |
|
|
|
115 |
|
|
|
116 |
|
|
simulation.log: sim
|
117 |
|
|
@rm -rf simulation.log
|
118 |
|
|
@for i in $(TEST_CASES); do \
|
119 |
|
|
echo "------------------------------------------------------" >> simulation.log; \
|
120 |
|
|
echo "---- $$i ----" >> simulation.log; \
|
121 |
|
|
echo "------------------------------------------------------" >> simulation.log; \
|
122 |
|
|
cat $$i/result/simulation.log >> simulation.log; \
|
123 |
|
|
done;
|
124 |
|
|
|
125 |
|
|
error.log: sim
|
126 |
|
|
@rm -rf error.log
|
127 |
|
|
@for i in $(TEST_CASES); do \
|
128 |
|
|
echo "------------------------------------------------------" >> error.log; \
|
129 |
|
|
echo "---- $$i ----" >> error.log; \
|
130 |
|
|
echo "------------------------------------------------------" >> error.log; \
|
131 |
|
|
cat $$i/result/error.log >> error.log; \
|
132 |
|
|
done;
|
133 |
|
|
|
134 |
|
|
|
135 |
|
|
assert.log: sim
|
136 |
|
|
@rm -rf assert.log
|
137 |
|
|
@for i in $(TEST_CASES); do \
|
138 |
|
|
echo "------------------------------------------------------" >> assert.log; \
|
139 |
|
|
echo "---- $$i ----" >> assert.log; \
|
140 |
|
|
echo "------------------------------------------------------" >> assert.log; \
|
141 |
|
|
cat $$i/result/assert.log >> assert.log; \
|
142 |
|
|
done;
|
143 |
|
|
|
144 |
|
|
|