OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [branches/] [dev0007/] [doc/] [release_note.txt] - Blame information for rev 83

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 pela
pltbutils release_note.txt
2
 
3 83 pela
alpha0007 January 13, 2014
4
1. Renamed example/vhdl/*.* to examples/vhdl/examples2/*.*
5
   This is example code where the testcase process(es) are located
6
   in a testcase component, enabling multiple testcase architectures.
7
   Renamed sim/example_sim/ to sim/modelsim_tb_example2/
8
2. Created examples/vhdl/examples1/
9
   This is example code where the testcase process is located in the
10
   testbench top.
11
   Created sim/modelsim_tb_example1/
12
3. Renamed sim/bench_sim/ to sim/modelsim_tb_pltbutils/
13
4. Renamed template/vhdl/*.* to templates/vhdl/template2/*.*
14
5. Created templates/vhdl/template1/
15
6. Updated specification_pltbutils.docx/pdf to rev 0.5
16
 
17 53 pela
alpha0006 January 09, 2014
18
1. Replaced shared variables with a normal variable, and global signals with
19
   a normal signal.
20
   VHDL-2000 and later requires that shared variables use protected types,
21
   but protected types weren't available in earlier VHDL versions.
22
   As a consequence, some simulators in VHDL-200x mode require protected
23
   types. But some simulators still don't support protected types at all.
24
   To make pltbutils work in all (or at least in most) VHDL simulators,
25
   shared variables have now been removed.
26
   In previous versions of pltbutils, protected types were used by default.
27
   There were comments in the pltbutils code as an aid to modify the code
28
   for simulators that don't support protected types, but it was too much
29
   work to do the modifications. One possible solution could have been to
30
   make separate variants of pltbutils; one with, and one without protected
31
   types. But that solution was not tempting.
32
2. Removed src/vhdl/pltbutils_type_pkg.vhd .
33
3. Added doc/required_updates.txt .
34 32 pela
 
35
alpha0005 January 05, 2014
36
1. In pltbutils_func_pkg.vhd, added starttest() and endtest().
37
2. testname() is now depricated, and will be removed. Use starttest() instead.
38
3. Added pltbutils_user_cfg_pkg.vhd and modified pltbutils_func_pkg.vhd to
39
   support user configurable report messages, to support continous
40
   integration environments, e.g. TeamCity.
41
4. Updated specification.
42
 
43
alpha0004 December 3, 2013
44 19 pela
1. Corrected returned ranges from to_ascending() and to_descending()
45
   in pltbutils_func_pkg.vhd, to make them work with vectors where the lowest
46
   bit does not have number 0.
47
 
48 32 pela
alpha0003 December 2, 2013
49 16 pela
1. Added a line feed before printing the test name for clarity,
50
   in procedure testname() in pltbutils.vhd .
51
2. Added functions to_ascending(), to_descending() and hxstr()
52
   in pltbutils.vhd (not yet included in the specification).
53
3. check() in pltbutils.vhd now outputs hexadecimal values instead of
54
   binary values for std_logic_vector, unsigned and signed.
55
4. Updated tb_example.vhd, tc_example.vhd and tc1.vhd to feed
56
   the generic G_DISABLE_BUGS to tc1.
57
   The message "Bug here somewhere" is now only output when
58
   G_DISABLE_BUGS=0.
59
 
60 4 pela
alpha0002 November 10, 2013
61
1. Added doc/release_note.txt
62
2. Removed file paths from pltbutils_files.lst
63
3. Added overloaded print procedures with boolean argument called active,
64
   which is useful for debug switches, etc.
65
4. Added inverted clock output and a generic for setting initial value to
66
   pltbutils_clkgen in  pltbutils_comp.vhd and pltbutils_comp_pkg.vhd .
67
   The inverted clock output can be used when a differential
68
   clock is needed.
69
5. Added overloaded procedures waitsig().
70 32 pela
6. Updated specification.
71 4 pela
 
72
alpha0001 September 2, 2013
73
1. First commit
74 32 pela
 
75
April 14, 2013
76
1. PlTbUtils project registered on OpenCores.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.